Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 | // SPDX-License-Identifier: GPL-2.0
/*
* Copyright (C) 2008-2017 Andes Technology Corporation
*
* Reference ARMv7: Jean Pihet <jpihet@mvista.com>
* 2010 (c) MontaVista Software, LLC.
*/
#include <linux/perf_event.h>
#include <linux/bitmap.h>
#include <linux/export.h>
#include <linux/kernel.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/slab.h>
#include <linux/spinlock.h>
#include <linux/pm_runtime.h>
#include <linux/ftrace.h>
#include <linux/uaccess.h>
#include <linux/sched/clock.h>
#include <linux/percpu-defs.h>
#include <asm/pmu.h>
#include <asm/irq_regs.h>
#include <asm/nds32.h>
#include <asm/stacktrace.h>
#include <asm/perf_event.h>
#include <nds32_intrinsic.h>
/* Set at runtime when we know what CPU type we are. */
static struct nds32_pmu *cpu_pmu;
static DEFINE_PER_CPU(struct pmu_hw_events, cpu_hw_events);
static void nds32_pmu_start(struct nds32_pmu *cpu_pmu);
static void nds32_pmu_stop(struct nds32_pmu *cpu_pmu);
static struct platform_device_id cpu_pmu_plat_device_ids[] = {
{.name = "nds32-pfm"},
{},
};
static int nds32_pmu_map_cache_event(const unsigned int (*cache_map)
[PERF_COUNT_HW_CACHE_MAX]
[PERF_COUNT_HW_CACHE_OP_MAX]
[PERF_COUNT_HW_CACHE_RESULT_MAX], u64 config)
{
unsigned int cache_type, cache_op, cache_result, ret;
cache_type = (config >> 0) & 0xff;
if (cache_type >= PERF_COUNT_HW_CACHE_MAX)
return -EINVAL;
cache_op = (config >> 8) & 0xff;
if (cache_op >= PERF_COUNT_HW_CACHE_OP_MAX)
return -EINVAL;
cache_result = (config >> 16) & 0xff;
if (cache_result >= PERF_COUNT_HW_CACHE_RESULT_MAX)
return -EINVAL;
ret = (int)(*cache_map)[cache_type][cache_op][cache_result];
if (ret == CACHE_OP_UNSUPPORTED)
return -ENOENT;
return ret;
}
static int
nds32_pmu_map_hw_event(const unsigned int (*event_map)[PERF_COUNT_HW_MAX],
u64 config)
{
int mapping;
if (config >= PERF_COUNT_HW_MAX)
return -ENOENT;
mapping = (*event_map)[config];
return mapping == HW_OP_UNSUPPORTED ? -ENOENT : mapping;
}
static int nds32_pmu_map_raw_event(u32 raw_event_mask, u64 config)
{
int ev_type = (int)(config & raw_event_mask);
int idx = config >> 8;
switch (idx) {
case 0:
ev_type = PFM_OFFSET_MAGIC_0 + ev_type;
if (ev_type >= SPAV3_0_SEL_LAST || ev_type <= SPAV3_0_SEL_BASE)
return -ENOENT;
break;
case 1:
ev_type = PFM_OFFSET_MAGIC_1 + ev_type;
if (ev_type >= SPAV3_1_SEL_LAST || ev_type <= SPAV3_1_SEL_BASE)
return -ENOENT;
break;
case 2:
ev_type = PFM_OFFSET_MAGIC_2 + ev_type;
if (ev_type >= SPAV3_2_SEL_LAST || ev_type <= SPAV3_2_SEL_BASE)
return -ENOENT;
break;
default:
return -ENOENT;
}
return ev_type;
}
int
nds32_pmu_map_event(struct perf_event *event,
const unsigned int (*event_map)[PERF_COUNT_HW_MAX],
const unsigned int (*cache_map)
[PERF_COUNT_HW_CACHE_MAX]
[PERF_COUNT_HW_CACHE_OP_MAX]
[PERF_COUNT_HW_CACHE_RESULT_MAX], u32 raw_event_mask)
{
u64 config = event->attr.config;
switch (event->attr.type) {
case PERF_TYPE_HARDWARE:
return nds32_pmu_map_hw_event(event_map, config);
case PERF_TYPE_HW_CACHE:
return nds32_pmu_map_cache_event(cache_map, config);
case PERF_TYPE_RAW:
return nds32_pmu_map_raw_event(raw_event_mask, config);
}
return -ENOENT;
}
static int nds32_spav3_map_event(struct perf_event *event)
{
return nds32_pmu_map_event(event, &nds32_pfm_perf_map,
&nds32_pfm_perf_cache_map, SOFTWARE_EVENT_MASK);
}
static inline u32 nds32_pfm_getreset_flags(void)
{
/* Read overflow status */
u32 val = __nds32__mfsr(NDS32_SR_PFM_CTL);
u32 old_val = val;
/* Write overflow bit to clear status, and others keep it 0 */
u32 ov_flag = PFM_CTL_OVF[0] | PFM_CTL_OVF[1] | PFM_CTL_OVF[2];
__nds32__mtsr(val | ov_flag, NDS32_SR_PFM_CTL);
return old_val;
}
static inline int nds32_pfm_has_overflowed(u32 pfm)
{
u32 ov_flag = PFM_CTL_OVF[0] | PFM_CTL_OVF[1] | PFM_CTL_OVF[2];
return pfm & ov_flag;
}
static inline int nds32_pfm_counter_has_overflowed(u32 pfm, int idx)
{
u32 mask = 0;
switch (idx) {
case 0:
mask = PFM_CTL_OVF[0];
break;
case 1:
mask = PFM_CTL_OVF[1];
break;
case 2:
mask = PFM_CTL_OVF[2];
break;
default:
pr_err("%s index wrong\n", __func__);
break;
}
return pfm & mask;
}
/*
* Set the next IRQ period, based on the hwc->period_left value.
* To be called with the event disabled in hw:
*/
int nds32_pmu_event_set_period(struct perf_event *event)
{
struct nds32_pmu *nds32_pmu = to_nds32_pmu(event->pmu);
struct hw_perf_event *hwc = &event->hw;
s64 left = local64_read(&hwc->period_left);
s64 period = hwc->sample_period;
int ret = 0;
/* The period may have been changed by PERF_EVENT_IOC_PERIOD */
if (unlikely(period != hwc->last_period))
left = period - (hwc->last_period - left);
if (unlikely(left <= -period)) {
left = period;
local64_set(&hwc->period_left, left);
hwc->last_period = period;
ret = 1;
}
if (unlikely(left <= 0)) {
left += period;
local64_set(&hwc->period_left, left);
hwc->last_period = period;
ret = 1;
}
if (left > (s64)nds32_pmu->max_period)
left = nds32_pmu->max_period;
/*
* The hw event starts counting from this event offset,
* mark it to be able to extract future "deltas":
*/
local64_set(&hwc->prev_count, (u64)(-left));
nds32_pmu->write_counter(event, (u64)(-left) & nds32_pmu->max_period);
perf_event_update_userpage(event);
return ret;
}
static irqreturn_t nds32_pmu_handle_irq(int irq_num, void *dev)
{
u32 pfm;
struct perf_sample_data data;
struct nds32_pmu *cpu_pmu = (struct nds32_pmu *)dev;
struct pmu_hw_events *cpuc = cpu_pmu->get_hw_events();
struct pt_regs *regs;
int idx;
/*
* Get and reset the IRQ flags
*/
pfm = nds32_pfm_getreset_flags();
/*
* Did an overflow occur?
*/
if (!nds32_pfm_has_overflowed(pfm))
return IRQ_NONE;
/*
* Handle the counter(s) overflow(s)
*/
regs = get_irq_regs();
nds32_pmu_stop(cpu_pmu);
for (idx = 0; idx < cpu_pmu->num_events; ++idx) {
struct perf_event *event = cpuc->events[idx];
struct hw_perf_event *hwc;
/* Ignore if we don't have an event. */
if (!event)
continue;
/*
* We have a single interrupt for all counters. Check that
* each counter has overflowed before we process it.
*/
if (!nds32_pfm_counter_has_overflowed(pfm, idx))
continue;
hwc = &event->hw;
nds32_pmu_event_update(event);
perf_sample_data_init(&data, 0, hwc->last_period);
if (!nds32_pmu_event_set_period(event))
continue;
if (perf_event_overflow(event, &data, regs))
cpu_pmu->disable(event);
}
nds32_pmu_start(cpu_pmu);
/*
* Handle the pending perf events.
*
* Note: this call *must* be run with interrupts disabled. For
* platforms that can have the PMU interrupts raised as an NMI, this
* will not work.
*/
irq_work_run();
return IRQ_HANDLED;
}
static inline int nds32_pfm_counter_valid(struct nds32_pmu *cpu_pmu, int idx)
{
return ((idx >= 0) && (idx < cpu_pmu->num_events));
}
static inline int nds32_pfm_disable_counter(int idx)
{
unsigned int val = __nds32__mfsr(NDS32_SR_PFM_CTL);
u32 mask = 0;
mask = PFM_CTL_EN[idx];
val &= ~mask;
val &= ~(PFM_CTL_OVF[0] | PFM_CTL_OVF[1] | PFM_CTL_OVF[2]);
__nds32__mtsr_isb(val, NDS32_SR_PFM_CTL);
return idx;
}
/*
* Add an event filter to a given event.
*/
static int nds32_pmu_set_event_filter(struct hw_perf_event *event,
struct perf_event_attr *attr)
{
unsigned long config_base = 0;
int idx = event->idx;
unsigned long no_kernel_tracing = 0;
unsigned long no_user_tracing = 0;
/* If index is -1, do not do anything */
if (idx == -1)
return 0;
no_kernel_tracing = PFM_CTL_KS[idx];
no_user_tracing = PFM_CTL_KU[idx];
/*
* Default: enable both kernel and user mode tracing.
*/
if (attr->exclude_user)
config_base |= no_user_tracing;
if (attr->exclude_kernel)
config_base |= no_kernel_tracing;
/*
* Install the filter into config_base as this is used to
* construct the event type.
*/
event->config_base |= config_base;
return 0;
}
static inline void nds32_pfm_write_evtsel(int idx, u32 evnum)
{
u32 offset = 0;
u32 ori_val = __nds32__mfsr(NDS32_SR_PFM_CTL);
u32 ev_mask = 0;
u32 no_kernel_mask = 0;
u32 no_user_mask = 0;
u32 val;
offset = PFM_CTL_OFFSEL[idx];
/* Clear previous mode selection, and write new one */
no_kernel_mask = PFM_CTL_KS[idx];
no_user_mask = PFM_CTL_KU[idx];
ori_val &= ~no_kernel_mask;
ori_val &= ~no_user_mask;
if (evnum & no_kernel_mask)
ori_val |= no_kernel_mask;
if (evnum & no_user_mask)
ori_val |= no_user_mask;
/* Clear previous event selection */
ev_mask = PFM_CTL_SEL[idx];
ori_val &= ~ev_mask;
evnum &= SOFTWARE_EVENT_MASK;
/* undo the linear mapping */
evnum = get_converted_evet_hw_num(evnum);
val = ori_val | (evnum << offset);
val &= ~(PFM_CTL_OVF[0] | PFM_CTL_OVF[1] | PFM_CTL_OVF[2]);
__nds32__mtsr_isb(val, NDS32_SR_PFM_CTL);
}
static inline int nds32_pfm_enable_counter(int idx)
{
unsigned int val = __nds32__mfsr(NDS32_SR_PFM_CTL);
u32 mask = 0;
mask = PFM_CTL_EN[idx];
val |= mask;
val &= ~(PFM_CTL_OVF[0] | PFM_CTL_OVF[1] | PFM_CTL_OVF[2]);
__nds32__mtsr_isb(val, NDS32_SR_PFM_CTL);
return idx;
}
static inline int nds32_pfm_enable_intens(int idx)
{
unsigned int val = __nds32__mfsr(NDS32_SR_PFM_CTL);
u32 mask = 0;
mask = PFM_CTL_IE[idx];
val |= mask;
val &= ~(PFM_CTL_OVF[0] | PFM_CTL_OVF[1] | PFM_CTL_OVF[2]);
__nds32__mtsr_isb(val, NDS32_SR_PFM_CTL);
return idx;
}
static inline int nds32_pfm_disable_intens(int idx)
{
unsigned int val = __nds32__mfsr(NDS32_SR_PFM_CTL);
u32 mask = 0;
mask = PFM_CTL_IE[idx];
val &= ~mask;
val &= ~(PFM_CTL_OVF[0] | PFM_CTL_OVF[1] | PFM_CTL_OVF[2]);
__nds32__mtsr_isb(val, NDS32_SR_PFM_CTL);
return idx;
}
static int event_requires_mode_exclusion(struct perf_event_attr *attr)
{
/* Other modes NDS32 does not support */
return attr->exclude_user || attr->exclude_kernel;
}
static void nds32_pmu_enable_event(struct perf_event *event)
{
unsigned long flags;
unsigned int evnum = 0;
struct hw_perf_event *hwc = &event->hw;
struct nds32_pmu *cpu_pmu = to_nds32_pmu(event->pmu);
struct pmu_hw_events *events = cpu_pmu->get_hw_events();
int idx = hwc->idx;
if (!nds32_pfm_counter_valid(cpu_pmu, idx)) {
pr_err("CPU enabling wrong pfm counter IRQ enable\n");
return;
}
/*
* Enable counter and interrupt, and set the counter to count
* the event that we're interested in.
*/
raw_spin_lock_irqsave(&events->pmu_lock, flags);
/*
* Disable counter
*/
nds32_pfm_disable_counter(idx);
/*
* Check whether we need to exclude the counter from certain modes.
*/
if ((!cpu_pmu->set_event_filter ||
cpu_pmu->set_event_filter(hwc, &event->attr)) &&
event_requires_mode_exclusion(&event->attr)) {
pr_notice
("NDS32 performance counters do not support mode exclusion\n");
hwc->config_base = 0;
}
/* Write event */
evnum = hwc->config_base;
nds32_pfm_write_evtsel(idx, evnum);
/*
* Enable interrupt for this counter
*/
nds32_pfm_enable_intens(idx);
/*
* Enable counter
*/
nds32_pfm_enable_counter(idx);
raw_spin_unlock_irqrestore(&events->pmu_lock, flags);
}
static void nds32_pmu_disable_event(struct perf_event *event)
{
unsigned long flags;
struct hw_perf_event *hwc = &event->hw;
struct nds32_pmu *cpu_pmu = to_nds32_pmu(event->pmu);
struct pmu_hw_events *events = cpu_pmu->get_hw_events();
int idx = hwc->idx;
if (!nds32_pfm_counter_valid(cpu_pmu, idx)) {
pr_err("CPU disabling wrong pfm counter IRQ enable %d\n", idx);
return;
}
/*
* Disable counter and interrupt
*/
raw_spin_lock_irqsave(&events->pmu_lock, flags);
/*
* Disable counter
*/
nds32_pfm_disable_counter(idx);
/*
* Disable interrupt for this counter
*/
nds32_pfm_disable_intens(idx);
raw_spin_unlock_irqrestore(&events->pmu_lock, flags);
}
static inline u32 nds32_pmu_read_counter(struct perf_event *event)
{
struct nds32_pmu *cpu_pmu = to_nds32_pmu(event->pmu);
struct hw_perf_event *hwc = &event->hw;
int idx = hwc->idx;
u32 count = 0;
if (!nds32_pfm_counter_valid(cpu_pmu, idx)) {
pr_err("CPU reading wrong counter %d\n", idx);
} else {
switch (idx) {
case PFMC0:
count = __nds32__mfsr(NDS32_SR_PFMC0);
break;
case PFMC1:
count = __nds32__mfsr(NDS32_SR_PFMC1);
break;
case PFMC2:
count = __nds32__mfsr(NDS32_SR_PFMC2);
break;
default:
pr_err
("%s: CPU has no performance counters %d\n",
__func__, idx);
}
}
return count;
}
static inline void nds32_pmu_write_counter(struct perf_event *event, u32 value)
{
struct nds32_pmu *cpu_pmu = to_nds32_pmu(event->pmu);
struct hw_perf_event *hwc = &event->hw;
int idx = hwc->idx;
if (!nds32_pfm_counter_valid(cpu_pmu, idx)) {
pr_err("CPU writing wrong counter %d\n", idx);
} else {
switch (idx) {
case PFMC0:
__nds32__mtsr_isb(value, NDS32_SR_PFMC0);
break;
case PFMC1:
__nds32__mtsr_isb(value, NDS32_SR_PFMC1);
break;
case PFMC2:
__nds32__mtsr_isb(value, NDS32_SR_PFMC2);
break;
default:
pr_err
("%s: CPU has no performance counters %d\n",
__func__, idx);
}
}
}
static int nds32_pmu_get_event_idx(struct pmu_hw_events *cpuc,
struct perf_event *event)
{
int idx;
struct hw_perf_event *hwc = &event->hw;
/*
* Current implementation maps cycles, instruction count and cache-miss
* to specific counter.
* However, multiple of the 3 counters are able to count these events.
*
*
* SOFTWARE_EVENT_MASK mask for getting event num ,
* This is defined by Jia-Rung, you can change the polocies.
* However, do not exceed 8 bits. This is hardware specific.
* The last number is SPAv3_2_SEL_LAST.
*/
unsigned long evtype = hwc->config_base & SOFTWARE_EVENT_MASK;
idx = get_converted_event_idx(evtype);
/*
* Try to get the counter for correpsonding event
*/
if (evtype == SPAV3_0_SEL_TOTAL_CYCLES) {
if (!test_and_set_bit(idx, cpuc->used_mask))
return idx;
if (!test_and_set_bit(NDS32_IDX_COUNTER0, cpuc->used_mask))
return NDS32_IDX_COUNTER0;
if (!test_and_set_bit(NDS32_IDX_COUNTER1, cpuc->used_mask))
return NDS32_IDX_COUNTER1;
} else if (evtype == SPAV3_1_SEL_COMPLETED_INSTRUCTION) {
if (!test_and_set_bit(idx, cpuc->used_mask))
return idx;
else if (!test_and_set_bit(NDS32_IDX_COUNTER1, cpuc->used_mask))
return NDS32_IDX_COUNTER1;
else if (!test_and_set_bit
(NDS32_IDX_CYCLE_COUNTER, cpuc->used_mask))
return NDS32_IDX_CYCLE_COUNTER;
} else {
if (!test_and_set_bit(idx, cpuc->used_mask))
return idx;
}
return -EAGAIN;
}
static void nds32_pmu_start(struct nds32_pmu *cpu_pmu)
{
unsigned long flags;
unsigned int val;
struct pmu_hw_events *events = cpu_pmu->get_hw_events();
raw_spin_lock_irqsave(&events->pmu_lock, flags);
/* Enable all counters , NDS PFM has 3 counters */
val = __nds32__mfsr(NDS32_SR_PFM_CTL);
val |= (PFM_CTL_EN[0] | PFM_CTL_EN[1] | PFM_CTL_EN[2]);
val &= ~(PFM_CTL_OVF[0] | PFM_CTL_OVF[1] | PFM_CTL_OVF[2]);
__nds32__mtsr_isb(val, NDS32_SR_PFM_CTL);
raw_spin_unlock_irqrestore(&events->pmu_lock, flags);
}
static void nds32_pmu_stop(struct nds32_pmu *cpu_pmu)
{
unsigned long flags;
unsigned int val;
struct pmu_hw_events *events = cpu_pmu->get_hw_events();
raw_spin_lock_irqsave(&events->pmu_lock, flags);
/* Disable all counters , NDS PFM has 3 counters */
val = __nds32__mfsr(NDS32_SR_PFM_CTL);
val &= ~(PFM_CTL_EN[0] | PFM_CTL_EN[1] | PFM_CTL_EN[2]);
val &= ~(PFM_CTL_OVF[0] | PFM_CTL_OVF[1] | PFM_CTL_OVF[2]);
__nds32__mtsr_isb(val, NDS32_SR_PFM_CTL);
raw_spin_unlock_irqrestore(&events->pmu_lock, flags);
}
static void nds32_pmu_reset(void *info)
{
u32 val = 0;
val |= (PFM_CTL_OVF[0] | PFM_CTL_OVF[1] | PFM_CTL_OVF[2]);
__nds32__mtsr(val, NDS32_SR_PFM_CTL);
__nds32__mtsr(0, NDS32_SR_PFM_CTL);
__nds32__mtsr(0, NDS32_SR_PFMC0);
__nds32__mtsr(0, NDS32_SR_PFMC1);
__nds32__mtsr(0, NDS32_SR_PFMC2);
}
static void nds32_pmu_init(struct nds32_pmu *cpu_pmu)
{
cpu_pmu->handle_irq = nds32_pmu_handle_irq;
cpu_pmu->enable = nds32_pmu_enable_event;
cpu_pmu->disable = nds32_pmu_disable_event;
cpu_pmu->read_counter = nds32_pmu_read_counter;
cpu_pmu->write_counter = nds32_pmu_write_counter;
cpu_pmu->get_event_idx = nds32_pmu_get_event_idx;
cpu_pmu->start = nds32_pmu_start;
cpu_pmu->stop = nds32_pmu_stop;
cpu_pmu->reset = nds32_pmu_reset;
cpu_pmu->max_period = 0xFFFFFFFF; /* Maximum counts */
};
static u32 nds32_read_num_pfm_events(void)
{
/* NDS32 SPAv3 PMU support 3 counter */
return 3;
}
static int device_pmu_init(struct nds32_pmu *cpu_pmu)
{
nds32_pmu_init(cpu_pmu);
/*
* This name should be devive-specific name, whatever you like :)
* I think "PMU" will be a good generic name.
*/
cpu_pmu->name = "nds32v3-pmu";
cpu_pmu->map_event = nds32_spav3_map_event;
cpu_pmu->num_events = nds32_read_num_pfm_events();
cpu_pmu->set_event_filter = nds32_pmu_set_event_filter;
return 0;
}
/*
* CPU PMU identification and probing.
*/
static int probe_current_pmu(struct nds32_pmu *pmu)
{
int ret;
get_cpu();
ret = -ENODEV;
/*
* If ther are various CPU types with its own PMU, initialize with
*
* the corresponding one
*/
device_pmu_init(pmu);
put_cpu();
return ret;
}
static void nds32_pmu_enable(struct pmu *pmu)
{
struct nds32_pmu *nds32_pmu = to_nds32_pmu(pmu);
struct pmu_hw_events *hw_events = nds32_pmu->get_hw_events();
int enabled = bitmap_weight(hw_events->used_mask,
nds32_pmu->num_events);
if (enabled)
nds32_pmu->start(nds32_pmu);
}
static void nds32_pmu_disable(struct pmu *pmu)
{
struct nds32_pmu *nds32_pmu = to_nds32_pmu(pmu);
nds32_pmu->stop(nds32_pmu);
}
static void nds32_pmu_release_hardware(struct nds32_pmu *nds32_pmu)
{
nds32_pmu->free_irq(nds32_pmu);
pm_runtime_put_sync(&nds32_pmu->plat_device->dev);
}
static irqreturn_t nds32_pmu_dispatch_irq(int irq, void *dev)
{
struct nds32_pmu *nds32_pmu = (struct nds32_pmu *)dev;
int ret;
u64 start_clock, finish_clock;
start_clock = local_clock();
ret = nds32_pmu->handle_irq(irq, dev);
finish_clock = local_clock();
perf_sample_event_took(finish_clock - start_clock);
return ret;
}
static int nds32_pmu_reserve_hardware(struct nds32_pmu *nds32_pmu)
{
int err;
struct platform_device *pmu_device = nds32_pmu->plat_device;
if (!pmu_device)
return -ENODEV;
pm_runtime_get_sync(&pmu_device->dev);
err = nds32_pmu->request_irq(nds32_pmu, nds32_pmu_dispatch_irq);
if (err) {
nds32_pmu_release_hardware(nds32_pmu);
return err;
}
return 0;
}
static int
validate_event(struct pmu *pmu, struct pmu_hw_events *hw_events,
struct perf_event *event)
{
struct nds32_pmu *nds32_pmu = to_nds32_pmu(event->pmu);
if (is_software_event(event))
return 1;
if (event->pmu != pmu)
return 0;
if (event->state < PERF_EVENT_STATE_OFF)
return 1;
if (event->state == PERF_EVENT_STATE_OFF && !event->attr.enable_on_exec)
return 1;
return nds32_pmu->get_event_idx(hw_events, event) >= 0;
}
static int validate_group(struct perf_event *event)
{
struct perf_event *sibling, *leader = event->group_leader;
struct pmu_hw_events fake_pmu;
DECLARE_BITMAP(fake_used_mask, MAX_COUNTERS);
/*
* Initialize the fake PMU. We only need to populate the
* used_mask for the purposes of validation.
*/
memset(fake_used_mask, 0, sizeof(fake_used_mask));
if (!validate_event(event->pmu, &fake_pmu, leader))
return -EINVAL;
for_each_sibling_event(sibling, leader) {
if (!validate_event(event->pmu, &fake_pmu, sibling))
return -EINVAL;
}
if (!validate_event(event->pmu, &fake_pmu, event))
return -EINVAL;
return 0;
}
static int __hw_perf_event_init(struct perf_event *event)
{
struct nds32_pmu *nds32_pmu = to_nds32_pmu(event->pmu);
struct hw_perf_event *hwc = &event->hw;
int mapping;
mapping = nds32_pmu->map_event(event);
if (mapping < 0) {
pr_debug("event %x:%llx not supported\n", event->attr.type,
event->attr.config);
return mapping;
}
/*
* We don't assign an index until we actually place the event onto
* hardware. Use -1 to signify that we haven't decided where to put it
* yet. For SMP systems, each core has it's own PMU so we can't do any
* clever allocation or constraints checking at this point.
*/
hwc->idx = -1;
hwc->config_base = 0;
hwc->config = 0;
hwc->event_base = 0;
/*
* Check whether we need to exclude the counter from certain modes.
*/
if ((!nds32_pmu->set_event_filter ||
nds32_pmu->set_event_filter(hwc, &event->attr)) &&
event_requires_mode_exclusion(&event->attr)) {
pr_debug
("NDS performance counters do not support mode exclusion\n");
return -EOPNOTSUPP;
}
/*
* Store the event encoding into the config_base field.
*/
hwc->config_base |= (unsigned long)mapping;
if (!hwc->sample_period) {
/*
* For non-sampling runs, limit the sample_period to half
* of the counter width. That way, the new counter value
* is far less likely to overtake the previous one unless
* you have some serious IRQ latency issues.
*/
hwc->sample_period = nds32_pmu->max_period >> 1;
hwc->last_period = hwc->sample_period;
local64_set(&hwc->period_left, hwc->sample_period);
}
if (event->group_leader != event) {
if (validate_group(event) != 0)
return -EINVAL;
}
return 0;
}
static int nds32_pmu_event_init(struct perf_event *event)
{
struct nds32_pmu *nds32_pmu = to_nds32_pmu(event->pmu);
int err = 0;
atomic_t *active_events = &nds32_pmu->active_events;
/* does not support taken branch sampling */
if (has_branch_stack(event))
return -EOPNOTSUPP;
if (nds32_pmu->map_event(event) == -ENOENT)
return -ENOENT;
if (!atomic_inc_not_zero(active_events)) {
if (atomic_read(active_events) == 0) {
/* Register irq handler */
err = nds32_pmu_reserve_hardware(nds32_pmu);
}
if (!err)
atomic_inc(active_events);
}
if (err)
return err;
err = __hw_perf_event_init(event);
return err;
}
static void nds32_start(struct perf_event *event, int flags)
{
struct nds32_pmu *nds32_pmu = to_nds32_pmu(event->pmu);
struct hw_perf_event *hwc = &event->hw;
/*
* NDS pmu always has to reprogram the period, so ignore
* PERF_EF_RELOAD, see the comment below.
*/
if (flags & PERF_EF_RELOAD)
WARN_ON_ONCE(!(hwc->state & PERF_HES_UPTODATE));
hwc->state = 0;
/* Set the period for the event. */
nds32_pmu_event_set_period(event);
nds32_pmu->enable(event);
}
static int nds32_pmu_add(struct perf_event *event, int flags)
{
struct nds32_pmu *nds32_pmu = to_nds32_pmu(event->pmu);
struct pmu_hw_events *hw_events = nds32_pmu->get_hw_events();
struct hw_perf_event *hwc = &event->hw;
int idx;
int err = 0;
perf_pmu_disable(event->pmu);
/* If we don't have a space for the counter then finish early. */
idx = nds32_pmu->get_event_idx(hw_events, event);
if (idx < 0) {
err = idx;
goto out;
}
/*
* If there is an event in the counter we are going to use then make
* sure it is disabled.
*/
event->hw.idx = idx;
nds32_pmu->disable(event);
hw_events->events[idx] = event;
hwc->state = PERF_HES_STOPPED | PERF_HES_UPTODATE;
if (flags & PERF_EF_START)
nds32_start(event, PERF_EF_RELOAD);
/* Propagate our changes to the userspace mapping. */
perf_event_update_userpage(event);
out:
perf_pmu_enable(event->pmu);
return err;
}
u64 nds32_pmu_event_update(struct perf_event *event)
{
struct nds32_pmu *nds32_pmu = to_nds32_pmu(event->pmu);
struct hw_perf_event *hwc = &event->hw;
u64 delta, prev_raw_count, new_raw_count;
again:
prev_raw_count = local64_read(&hwc->prev_count);
new_raw_count = nds32_pmu->read_counter(event);
if (local64_cmpxchg(&hwc->prev_count, prev_raw_count,
new_raw_count) != prev_raw_count) {
goto again;
}
/*
* Whether overflow or not, "unsigned substraction"
* will always get their delta
*/
delta = (new_raw_count - prev_raw_count) & nds32_pmu->max_period;
local64_add(delta, &event->count);
local64_sub(delta, &hwc->period_left);
return new_raw_count;
}
static void nds32_stop(struct perf_event *event, int flags)
{
struct nds32_pmu *nds32_pmu = to_nds32_pmu(event->pmu);
struct hw_perf_event *hwc = &event->hw;
/*
* NDS pmu always has to update the counter, so ignore
* PERF_EF_UPDATE, see comments in nds32_start().
*/
if (!(hwc->state & PERF_HES_STOPPED)) {
nds32_pmu->disable(event);
nds32_pmu_event_update(event);
hwc->state |= PERF_HES_STOPPED | PERF_HES_UPTODATE;
}
}
static void nds32_pmu_del(struct perf_event *event, int flags)
{
struct nds32_pmu *nds32_pmu = to_nds32_pmu(event->pmu);
struct pmu_hw_events *hw_events = nds32_pmu->get_hw_events();
struct hw_perf_event *hwc = &event->hw;
int idx = hwc->idx;
nds32_stop(event, PERF_EF_UPDATE);
hw_events->events[idx] = NULL;
clear_bit(idx, hw_events->used_mask);
perf_event_update_userpage(event);
}
static void nds32_pmu_read(struct perf_event *event)
{
nds32_pmu_event_update(event);
}
/* Please refer to SPAv3 for more hardware specific details */
PMU_FORMAT_ATTR(event, "config:0-63");
static struct attribute *nds32_arch_formats_attr[] = {
&format_attr_event.attr,
NULL,
};
static struct attribute_group nds32_pmu_format_group = {
.name = "format",
.attrs = nds32_arch_formats_attr,
};
static ssize_t nds32_pmu_cpumask_show(struct device *dev,
struct device_attribute *attr,
char *buf)
{
return 0;
}
static DEVICE_ATTR(cpus, 0444, nds32_pmu_cpumask_show, NULL);
static struct attribute *nds32_pmu_common_attrs[] = {
&dev_attr_cpus.attr,
NULL,
};
static struct attribute_group nds32_pmu_common_group = {
.attrs = nds32_pmu_common_attrs,
};
static const struct attribute_group *nds32_pmu_attr_groups[] = {
&nds32_pmu_format_group,
&nds32_pmu_common_group,
NULL,
};
static void nds32_init(struct nds32_pmu *nds32_pmu)
{
atomic_set(&nds32_pmu->active_events, 0);
nds32_pmu->pmu = (struct pmu) {
.pmu_enable = nds32_pmu_enable,
.pmu_disable = nds32_pmu_disable,
.attr_groups = nds32_pmu_attr_groups,
.event_init = nds32_pmu_event_init,
.add = nds32_pmu_add,
.del = nds32_pmu_del,
.start = nds32_start,
.stop = nds32_stop,
.read = nds32_pmu_read,
};
}
int nds32_pmu_register(struct nds32_pmu *nds32_pmu, int type)
{
nds32_init(nds32_pmu);
pm_runtime_enable(&nds32_pmu->plat_device->dev);
pr_info("enabled with %s PMU driver, %d counters available\n",
nds32_pmu->name, nds32_pmu->num_events);
return perf_pmu_register(&nds32_pmu->pmu, nds32_pmu->name, type);
}
static struct pmu_hw_events *cpu_pmu_get_cpu_events(void)
{
return this_cpu_ptr(&cpu_hw_events);
}
static int cpu_pmu_request_irq(struct nds32_pmu *cpu_pmu, irq_handler_t handler)
{
int err, irq, irqs;
struct platform_device *pmu_device = cpu_pmu->plat_device;
if (!pmu_device)
return -ENODEV;
irqs = min(pmu_device->num_resources, num_possible_cpus());
if (irqs < 1) {
pr_err("no irqs for PMUs defined\n");
return -ENODEV;
}
irq = platform_get_irq(pmu_device, 0);
err = request_irq(irq, handler, IRQF_NOBALANCING, "nds32-pfm",
cpu_pmu);
if (err) {
pr_err("unable to request IRQ%d for NDS PMU counters\n",
irq);
return err;
}
return 0;
}
static void cpu_pmu_free_irq(struct nds32_pmu *cpu_pmu)
{
int irq;
struct platform_device *pmu_device = cpu_pmu->plat_device;
irq = platform_get_irq(pmu_device, 0);
if (irq >= 0)
free_irq(irq, cpu_pmu);
}
static void cpu_pmu_init(struct nds32_pmu *cpu_pmu)
{
int cpu;
struct pmu_hw_events *events = &per_cpu(cpu_hw_events, cpu);
raw_spin_lock_init(&events->pmu_lock);
cpu_pmu->get_hw_events = cpu_pmu_get_cpu_events;
cpu_pmu->request_irq = cpu_pmu_request_irq;
cpu_pmu->free_irq = cpu_pmu_free_irq;
/* Ensure the PMU has sane values out of reset. */
if (cpu_pmu->reset)
on_each_cpu(cpu_pmu->reset, cpu_pmu, 1);
}
static const struct of_device_id cpu_pmu_of_device_ids[] = {
{.compatible = "andestech,nds32v3-pmu",
.data = device_pmu_init},
{},
};
static int cpu_pmu_device_probe(struct platform_device *pdev)
{
const struct of_device_id *of_id;
int (*init_fn)(struct nds32_pmu *nds32_pmu);
struct device_node *node = pdev->dev.of_node;
struct nds32_pmu *pmu;
int ret = -ENODEV;
if (cpu_pmu) {
pr_notice("[perf] attempt to register multiple PMU devices!\n");
return -ENOSPC;
}
pmu = kzalloc(sizeof(*pmu), GFP_KERNEL);
if (!pmu)
return -ENOMEM;
of_id = of_match_node(cpu_pmu_of_device_ids, pdev->dev.of_node);
if (node && of_id) {
init_fn = of_id->data;
ret = init_fn(pmu);
} else {
ret = probe_current_pmu(pmu);
}
if (ret) {
pr_notice("[perf] failed to probe PMU!\n");
goto out_free;
}
cpu_pmu = pmu;
cpu_pmu->plat_device = pdev;
cpu_pmu_init(cpu_pmu);
ret = nds32_pmu_register(cpu_pmu, PERF_TYPE_RAW);
if (!ret)
return 0;
out_free:
pr_notice("[perf] failed to register PMU devices!\n");
kfree(pmu);
return ret;
}
static struct platform_driver cpu_pmu_driver = {
.driver = {
.name = "nds32-pfm",
.of_match_table = cpu_pmu_of_device_ids,
},
.probe = cpu_pmu_device_probe,
.id_table = cpu_pmu_plat_device_ids,
};
static int __init register_pmu_driver(void)
{
int err = 0;
err = platform_driver_register(&cpu_pmu_driver);
if (err)
pr_notice("[perf] PMU initialization failed\n");
else
pr_notice("[perf] PMU initialization done\n");
return err;
}
device_initcall(register_pmu_driver);
/*
* References: arch/nds32/kernel/traps.c:__dump()
* You will need to know the NDS ABI first.
*/
static int unwind_frame_kernel(struct stackframe *frame)
{
int graph = 0;
#ifdef CONFIG_FRAME_POINTER
/* 0x3 means misalignment */
if (!kstack_end((void *)frame->fp) &&
!((unsigned long)frame->fp & 0x3) &&
((unsigned long)frame->fp >= TASK_SIZE)) {
/*
* The array index is based on the ABI, the below graph
* illustrate the reasons.
* Function call procedure: "smw" and "lmw" will always
* update SP and FP for you automatically.
*
* Stack Relative Address
* | | 0
* ----
* |LP| <-- SP(before smw) <-- FP(after smw) -1
* ----
* |FP| -2
* ----
* | | <-- SP(after smw) -3
*/
frame->lp = ((unsigned long *)frame->fp)[-1];
frame->fp = ((unsigned long *)frame->fp)[FP_OFFSET];
/* make sure CONFIG_FUNCTION_GRAPH_TRACER is turned on */
if (__kernel_text_address(frame->lp))
frame->lp = ftrace_graph_ret_addr
(NULL, &graph, frame->lp, NULL);
return 0;
} else {
return -EPERM;
}
#else
/*
* You can refer to arch/nds32/kernel/traps.c:__dump()
* Treat "sp" as "fp", but the "sp" is one frame ahead of "fp".
* And, the "sp" is not always correct.
*
* Stack Relative Address
* | | 0
* ----
* |LP| <-- SP(before smw) -1
* ----
* | | <-- SP(after smw) -2
* ----
*/
if (!kstack_end((void *)frame->sp)) {
frame->lp = ((unsigned long *)frame->sp)[1];
/* TODO: How to deal with the value in first
* "sp" is not correct?
*/
if (__kernel_text_address(frame->lp))
frame->lp = ftrace_graph_ret_addr
(tsk, &graph, frame->lp, NULL);
frame->sp = ((unsigned long *)frame->sp) + 1;
return 0;
} else {
return -EPERM;
}
#endif
}
static void notrace
walk_stackframe(struct stackframe *frame,
int (*fn_record)(struct stackframe *, void *),
void *data)
{
while (1) {
int ret;
if (fn_record(frame, data))
break;
ret = unwind_frame_kernel(frame);
if (ret < 0)
break;
}
}
/*
* Gets called by walk_stackframe() for every stackframe. This will be called
* whist unwinding the stackframe and is like a subroutine return so we use
* the PC.
*/
static int callchain_trace(struct stackframe *fr, void *data)
{
struct perf_callchain_entry_ctx *entry = data;
perf_callchain_store(entry, fr->lp);
return 0;
}
/*
* Get the return address for a single stackframe and return a pointer to the
* next frame tail.
*/
static unsigned long
user_backtrace(struct perf_callchain_entry_ctx *entry, unsigned long fp)
{
struct frame_tail buftail;
unsigned long lp = 0;
unsigned long *user_frame_tail =
(unsigned long *)(fp - (unsigned long)sizeof(buftail));
/* Check accessibility of one struct frame_tail beyond */
if (!access_ok(user_frame_tail, sizeof(buftail)))
return 0;
if (__copy_from_user_inatomic
(&buftail, user_frame_tail, sizeof(buftail)))
return 0;
/*
* Refer to unwind_frame_kernel() for more illurstration
*/
lp = buftail.stack_lp; /* ((unsigned long *)fp)[-1] */
fp = buftail.stack_fp; /* ((unsigned long *)fp)[FP_OFFSET] */
perf_callchain_store(entry, lp);
return fp;
}
static unsigned long
user_backtrace_opt_size(struct perf_callchain_entry_ctx *entry,
unsigned long fp)
{
struct frame_tail_opt_size buftail;
unsigned long lp = 0;
unsigned long *user_frame_tail =
(unsigned long *)(fp - (unsigned long)sizeof(buftail));
/* Check accessibility of one struct frame_tail beyond */
if (!access_ok(user_frame_tail, sizeof(buftail)))
return 0;
if (__copy_from_user_inatomic
(&buftail, user_frame_tail, sizeof(buftail)))
return 0;
/*
* Refer to unwind_frame_kernel() for more illurstration
*/
lp = buftail.stack_lp; /* ((unsigned long *)fp)[-1] */
fp = buftail.stack_fp; /* ((unsigned long *)fp)[FP_OFFSET] */
perf_callchain_store(entry, lp);
return fp;
}
/*
* This will be called when the target is in user mode
* This function will only be called when we use
* "PERF_SAMPLE_CALLCHAIN" in
* kernel/events/core.c:perf_prepare_sample()
*
* How to trigger perf_callchain_[user/kernel] :
* $ perf record -e cpu-clock --call-graph fp ./program
* $ perf report --call-graph
*/
unsigned long leaf_fp;
void
perf_callchain_user(struct perf_callchain_entry_ctx *entry,
struct pt_regs *regs)
{
unsigned long fp = 0;
unsigned long gp = 0;
unsigned long lp = 0;
unsigned long sp = 0;
unsigned long *user_frame_tail;
leaf_fp = 0;
if (perf_guest_cbs && perf_guest_cbs->is_in_guest()) {
/* We don't support guest os callchain now */
return;
}
perf_callchain_store(entry, regs->ipc);
fp = regs->fp;
gp = regs->gp;
lp = regs->lp;
sp = regs->sp;
if (entry->nr < PERF_MAX_STACK_DEPTH &&
(unsigned long)fp && !((unsigned long)fp & 0x7) && fp > sp) {
user_frame_tail =
(unsigned long *)(fp - (unsigned long)sizeof(fp));
if (!access_ok(user_frame_tail, sizeof(fp)))
return;
if (__copy_from_user_inatomic
(&leaf_fp, user_frame_tail, sizeof(fp)))
return;
if (leaf_fp == lp) {
/*
* Maybe this is non leaf function
* with optimize for size,
* or maybe this is the function
* with optimize for size
*/
struct frame_tail buftail;
user_frame_tail =
(unsigned long *)(fp -
(unsigned long)sizeof(buftail));
if (!access_ok(user_frame_tail, sizeof(buftail)))
return;
if (__copy_from_user_inatomic
(&buftail, user_frame_tail, sizeof(buftail)))
return;
if (buftail.stack_fp == gp) {
/* non leaf function with optimize
* for size condition
*/
struct frame_tail_opt_size buftail_opt_size;
user_frame_tail =
(unsigned long *)(fp - (unsigned long)
sizeof(buftail_opt_size));
if (!access_ok(user_frame_tail,
sizeof(buftail_opt_size)))
return;
if (__copy_from_user_inatomic
(&buftail_opt_size, user_frame_tail,
sizeof(buftail_opt_size)))
return;
perf_callchain_store(entry, lp);
fp = buftail_opt_size.stack_fp;
while ((entry->nr < PERF_MAX_STACK_DEPTH) &&
(unsigned long)fp &&
!((unsigned long)fp & 0x7) &&
fp > sp) {
sp = fp;
fp = user_backtrace_opt_size(entry, fp);
}
} else {
/* this is the function
* without optimize for size
*/
fp = buftail.stack_fp;
perf_callchain_store(entry, lp);
while ((entry->nr < PERF_MAX_STACK_DEPTH) &&
(unsigned long)fp &&
!((unsigned long)fp & 0x7) &&
fp > sp) {
sp = fp;
fp = user_backtrace(entry, fp);
}
}
} else {
/* this is leaf function */
fp = leaf_fp;
perf_callchain_store(entry, lp);
/* previous function callcahin */
while ((entry->nr < PERF_MAX_STACK_DEPTH) &&
(unsigned long)fp &&
!((unsigned long)fp & 0x7) && fp > sp) {
sp = fp;
fp = user_backtrace(entry, fp);
}
}
return;
}
}
/* This will be called when the target is in kernel mode */
void
perf_callchain_kernel(struct perf_callchain_entry_ctx *entry,
struct pt_regs *regs)
{
struct stackframe fr;
if (perf_guest_cbs && perf_guest_cbs->is_in_guest()) {
/* We don't support guest os callchain now */
return;
}
fr.fp = regs->fp;
fr.lp = regs->lp;
fr.sp = regs->sp;
walk_stackframe(&fr, callchain_trace, entry);
}
unsigned long perf_instruction_pointer(struct pt_regs *regs)
{
/* However, NDS32 does not support virtualization */
if (perf_guest_cbs && perf_guest_cbs->is_in_guest())
return perf_guest_cbs->get_guest_ip();
return instruction_pointer(regs);
}
unsigned long perf_misc_flags(struct pt_regs *regs)
{
int misc = 0;
/* However, NDS32 does not support virtualization */
if (perf_guest_cbs && perf_guest_cbs->is_in_guest()) {
if (perf_guest_cbs->is_user_mode())
misc |= PERF_RECORD_MISC_GUEST_USER;
else
misc |= PERF_RECORD_MISC_GUEST_KERNEL;
} else {
if (user_mode(regs))
misc |= PERF_RECORD_MISC_USER;
else
misc |= PERF_RECORD_MISC_KERNEL;
}
return misc;
}
|