Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 | /*
* Support for the Omnivision OV8858 camera sensor.
*
* Copyright (c) 2014 Intel Corporation. All Rights Reserved.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License version
* 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
* 02110-1301, USA.
*
*/
#ifndef __OV8858_H__
#define __OV8858_H__
#include "../include/linux/atomisp_platform.h"
#include <media/v4l2-ctrls.h>
#define I2C_MSG_LENGTH 0x2
/*
* This should be added into include/linux/videodev2.h
* NOTE: This is most likely not used anywhere.
*/
#define V4L2_IDENT_OV8858 V4L2_IDENT_UNKNOWN
/*
* Indexes for VCM driver lists
*/
#define OV8858_ID_DEFAULT 0
#define OV8858_SUNNY 1
#define OV8858_OTP_START_ADDR 0x7010
#define OV8858_OTP_END_ADDR 0x7186
/*
* ov8858 System control registers
*/
#define OV8858_OTP_LOAD_CTRL 0x3D81
#define OV8858_OTP_MODE_CTRL 0x3D84
#define OV8858_OTP_START_ADDR_REG 0x3D88
#define OV8858_OTP_END_ADDR_REG 0x3D8A
#define OV8858_OTP_ISP_CTRL2 0x5002
#define OV8858_OTP_MODE_MANUAL BIT(6)
#define OV8858_OTP_MODE_PROGRAM_DISABLE BIT(7)
#define OV8858_OTP_LOAD_ENABLE BIT(0)
#define OV8858_OTP_DPC_ENABLE BIT(3)
#define OV8858_PLL1_PREDIV0 0x030A
#define OV8858_PLL1_PREDIV 0x0300
#define OV8858_PLL1_MULTIPLIER 0x0301
#define OV8858_PLL1_SYS_PRE_DIV 0x0305
#define OV8858_PLL1_SYS_DIVIDER 0x0306
#define OV8858_PLL1_PREDIV0_MASK BIT(0)
#define OV8858_PLL1_PREDIV_MASK (BIT(0) | BIT(1) | BIT(2))
#define OV8858_PLL1_MULTIPLIER_MASK 0x01FF
#define OV8858_PLL1_SYS_PRE_DIV_MASK (BIT(0) | BIT(1))
#define OV8858_PLL1_SYS_DIVIDER_MASK BIT(0)
#define OV8858_PLL2_PREDIV0 0x0312
#define OV8858_PLL2_PREDIV 0x030B
#define OV8858_PLL2_MULTIPLIER 0x030C
#define OV8858_PLL2_DAC_DIVIDER 0x0312
#define OV8858_PLL2_SYS_PRE_DIV 0x030F
#define OV8858_PLL2_SYS_DIVIDER 0x030E
#define OV8858_PLL2_PREDIV0_MASK BIT(4)
#define OV8858_PLL2_PREDIV_MASK (BIT(0) | BIT(1) | BIT(2))
#define OV8858_PLL2_MULTIPLIER_MASK 0x01FF
#define OV8858_PLL2_DAC_DIVIDER_MASK (BIT(0) | BIT(1) | BIT(2) | BIT(3))
#define OV8858_PLL2_SYS_PRE_DIV_MASK (BIT(0) | BIT(1) | BIT(2) | BIT(3))
#define OV8858_PLL2_SYS_DIVIDER_MASK (BIT(0) | BIT(1) | BIT(2))
#define OV8858_PLL_SCLKSEL1 0x3032
#define OV8858_PLL_SCLKSEL2 0x3033
#define OV8858_SRB_HOST_INPUT_DIS 0x3106
#define OV8858_PLL_SCLKSEL1_MASK BIT(7)
#define OV8858_PLL_SCLKSEL2_MASK BIT(1)
#define OV8858_SYS_PRE_DIV_OFFSET 2
#define OV8858_SYS_PRE_DIV_MASK (BIT(2) | BIT(3))
#define OV8858_SCLK_PDIV_OFFSET 4
#define OV8858_SCLK_PDIV_MASK (BIT(4) | BIT(5) | BIT(6) | BIT(7))
#define OV8858_TIMING_HTS 0x380C
#define OV8858_TIMING_VTS 0x380E
#define OV8858_HORIZONTAL_START_H 0x3800
#define OV8858_VERTICAL_START_H 0x3802
#define OV8858_HORIZONTAL_END_H 0x3804
#define OV8858_VERTICAL_END_H 0x3806
#define OV8858_HORIZONTAL_OUTPUT_SIZE_H 0x3808
#define OV8858_VERTICAL_OUTPUT_SIZE_H 0x380A
#define OV8858_GROUP_ACCESS 0x3208
#define OV8858_GROUP_ZERO 0x00
#define OV8858_GROUP_ACCESS_HOLD_START 0x00
#define OV8858_GROUP_ACCESS_HOLD_END 0x10
#define OV8858_GROUP_ACCESS_DELAY_LAUNCH 0xA0
#define OV8858_GROUP_ACCESS_QUICK_LAUNCH 0xE0
#define OV_SUBDEV_PREFIX "ov"
#define OV_ID_DEFAULT 0x0000
#define OV8858_NAME "ov8858"
#define OV8858_CHIP_ID 0x8858
#define OV8858_LONG_EXPO 0x3500
#define OV8858_LONG_GAIN 0x3508
#define OV8858_LONG_DIGI_GAIN 0x350A
#define OV8858_SHORT_GAIN 0x350C
#define OV8858_SHORT_DIGI_GAIN 0x350E
#define OV8858_FORMAT1 0x3820
#define OV8858_FORMAT2 0x3821
#define OV8858_FLIP_ENABLE 0x06
#define OV8858_MWB_RED_GAIN_H 0x5032
#define OV8858_MWB_GREEN_GAIN_H 0x5034
#define OV8858_MWB_BLUE_GAIN_H 0x5036
#define OV8858_MWB_GAIN_MAX 0x0FFF
#define OV8858_CHIP_ID_HIGH 0x300B
#define OV8858_CHIP_ID_LOW 0x300C
#define OV8858_STREAM_MODE 0x0100
#define OV8858_FOCAL_LENGTH_NUM 294 /* 2.94mm */
#define OV8858_FOCAL_LENGTH_DEM 100
#define OV8858_F_NUMBER_DEFAULT_NUM 24 /* 2.4 */
#define OV8858_F_NUMBER_DEM 10
#define OV8858_H_INC_ODD 0x3814
#define OV8858_H_INC_EVEN 0x3815
#define OV8858_V_INC_ODD 0x382A
#define OV8858_V_INC_EVEN 0x382B
#define OV8858_READ_MODE_BINNING_ON 0x0400 /* ToDo: Check this */
#define OV8858_READ_MODE_BINNING_OFF 0x00 /* ToDo: Check this */
#define OV8858_BIN_FACTOR_MAX 2
#define OV8858_INTEGRATION_TIME_MARGIN 14
#define OV8858_MAX_VTS_VALUE 0xFFFF
#define OV8858_MAX_EXPOSURE_VALUE \
(OV8858_MAX_VTS_VALUE - OV8858_INTEGRATION_TIME_MARGIN)
#define OV8858_MAX_GAIN_VALUE 0x07FF
#define OV8858_MAX_FOCUS_POS 1023
#define OV8858_TEST_PATTERN_REG 0x5E00
struct ov8858_vcm {
int (*power_up)(struct v4l2_subdev *sd);
int (*power_down)(struct v4l2_subdev *sd);
int (*init)(struct v4l2_subdev *sd);
int (*t_focus_vcm)(struct v4l2_subdev *sd, u16 val);
int (*t_focus_abs)(struct v4l2_subdev *sd, s32 value);
int (*t_focus_rel)(struct v4l2_subdev *sd, s32 value);
int (*q_focus_status)(struct v4l2_subdev *sd, s32 *value);
int (*q_focus_abs)(struct v4l2_subdev *sd, s32 *value);
int (*t_vcm_slew)(struct v4l2_subdev *sd, s32 value);
int (*t_vcm_timing)(struct v4l2_subdev *sd, s32 value);
};
/*
* Defines for register writes and register array processing
* */
#define OV8858_BYTE_MAX 32
#define OV8858_SHORT_MAX 16
#define OV8858_TOK_MASK 0xFFF0
#define MAX_FPS_OPTIONS_SUPPORTED 3
#define OV8858_DEPTH_COMP_CONST 2200
#define OV8858_DEPTH_VTS_CONST 2573
enum ov8858_tok_type {
OV8858_8BIT = 0x0001,
OV8858_16BIT = 0x0002,
OV8858_TOK_TERM = 0xF000, /* terminating token for reg list */
OV8858_TOK_DELAY = 0xFE00 /* delay token for reg list */
};
/*
* If register address or register width is not 32 bit width,
* user needs to convert it manually
*/
struct s_register_setting {
u32 reg;
u32 val;
};
/**
* struct ov8858_reg - MI sensor register format
* @type: type of the register
* @reg: 16-bit offset to register
* @val: 8/16/32-bit register value
*
* Define a structure for sensor register initialization values
*/
struct ov8858_reg {
enum ov8858_tok_type type;
u16 sreg;
u32 val; /* @set value for read/mod/write, @mask */
};
struct ov8858_fps_setting {
int fps;
unsigned short pixels_per_line;
unsigned short lines_per_frame;
const struct ov8858_reg *regs; /* regs that the fps setting needs */
};
struct ov8858_resolution {
u8 *desc;
const struct ov8858_reg *regs;
int res;
int width;
int height;
bool used;
u8 bin_factor_x;
u8 bin_factor_y;
unsigned short skip_frames;
const struct ov8858_fps_setting fps_options[MAX_FPS_OPTIONS_SUPPORTED];
};
/*
* ov8858 device structure
* */
struct ov8858_device {
struct v4l2_subdev sd;
struct media_pad pad;
struct v4l2_mbus_framefmt format;
struct camera_sensor_platform_data *platform_data;
struct mutex input_lock; /* serialize sensor's ioctl */
int fmt_idx;
int streaming;
int vt_pix_clk_freq_mhz;
int fps_index;
u16 sensor_id; /* Sensor id from registers */
u16 i2c_id; /* Sensor id from i2c_device_id */
int exposure;
int gain;
u16 digital_gain;
u16 pixels_per_line;
u16 lines_per_frame;
u8 fps;
u8 *otp_data;
/* Prevent the framerate from being lowered in low light scenes. */
int limit_exposure_flag;
bool hflip;
bool vflip;
const struct ov8858_reg *regs;
struct ov8858_vcm *vcm_driver;
const struct ov8858_resolution *curr_res_table;
int entries_curr_table;
struct v4l2_ctrl_handler ctrl_handler;
struct v4l2_ctrl *run_mode;
};
#define to_ov8858_sensor(x) container_of(x, struct ov8858_device, sd)
#define OV8858_MAX_WRITE_BUF_SIZE 32
struct ov8858_write_buffer {
u16 addr;
u8 data[OV8858_MAX_WRITE_BUF_SIZE];
};
struct ov8858_write_ctrl {
int index;
struct ov8858_write_buffer buffer;
};
static const struct ov8858_reg ov8858_soft_standby[] = {
{OV8858_8BIT, 0x0100, 0x00},
{OV8858_TOK_TERM, 0, 0}
};
static const struct ov8858_reg ov8858_streaming[] = {
{OV8858_8BIT, 0x0100, 0x01},
{OV8858_TOK_TERM, 0, 0}
};
static const struct ov8858_reg ov8858_param_hold[] = {
{OV8858_8BIT, OV8858_GROUP_ACCESS,
OV8858_GROUP_ZERO | OV8858_GROUP_ACCESS_HOLD_START},
{OV8858_TOK_TERM, 0, 0}
};
static const struct ov8858_reg ov8858_param_update[] = {
{OV8858_8BIT, OV8858_GROUP_ACCESS,
OV8858_GROUP_ZERO | OV8858_GROUP_ACCESS_HOLD_END},
{OV8858_8BIT, OV8858_GROUP_ACCESS,
OV8858_GROUP_ZERO | OV8858_GROUP_ACCESS_DELAY_LAUNCH},
{OV8858_TOK_TERM, 0, 0}
};
extern int dw9718_vcm_power_up(struct v4l2_subdev *sd);
extern int dw9718_vcm_power_down(struct v4l2_subdev *sd);
extern int dw9718_vcm_init(struct v4l2_subdev *sd);
extern int dw9718_t_focus_vcm(struct v4l2_subdev *sd, u16 val);
extern int dw9718_t_focus_abs(struct v4l2_subdev *sd, s32 value);
extern int dw9718_t_focus_rel(struct v4l2_subdev *sd, s32 value);
extern int dw9718_q_focus_status(struct v4l2_subdev *sd, s32 *value);
extern int dw9718_q_focus_abs(struct v4l2_subdev *sd, s32 *value);
extern int dw9718_t_vcm_slew(struct v4l2_subdev *sd, s32 value);
extern int dw9718_t_vcm_timing(struct v4l2_subdev *sd, s32 value);
extern int vcm_power_up(struct v4l2_subdev *sd);
extern int vcm_power_down(struct v4l2_subdev *sd);
static struct ov8858_vcm ov8858_vcms[] = {
[OV8858_SUNNY] = {
.power_up = dw9718_vcm_power_up,
.power_down = dw9718_vcm_power_down,
.init = dw9718_vcm_init,
.t_focus_vcm = dw9718_t_focus_vcm,
.t_focus_abs = dw9718_t_focus_abs,
.t_focus_rel = dw9718_t_focus_rel,
.q_focus_status = dw9718_q_focus_status,
.q_focus_abs = dw9718_q_focus_abs,
.t_vcm_slew = dw9718_t_vcm_slew,
.t_vcm_timing = dw9718_t_vcm_timing,
},
[OV8858_ID_DEFAULT] = {
.power_up = NULL,
.power_down = NULL,
},
};
#define OV8858_RES_WIDTH_MAX 3280
#define OV8858_RES_HEIGHT_MAX 2464
static struct ov8858_reg ov8858_BasicSettings[] = {
{OV8858_8BIT, 0x0103, 0x01}, /* software_reset */
{OV8858_8BIT, 0x0100, 0x00}, /* software_standby */
/* PLL settings */
{OV8858_8BIT, 0x0300, 0x05}, /* pll1_pre_div = /4 */
{OV8858_8BIT, 0x0302, 0xAF}, /* pll1_multiplier = 175 */
{OV8858_8BIT, 0x0303, 0x00}, /* pll1_divm = /(1 + 0) */
{OV8858_8BIT, 0x0304, 0x03}, /* pll1_div_mipi = /8 */
{OV8858_8BIT, 0x030B, 0x02}, /* pll2_pre_div = /2 */
{OV8858_8BIT, 0x030D, 0x4E}, /* pll2_r_divp = 78 */
{OV8858_8BIT, 0x030E, 0x00}, /* pll2_r_divs = /1 */
{OV8858_8BIT, 0x030F, 0x04}, /* pll2_r_divsp = /(1 + 4) */
/* pll2_pre_div0 = /1, pll2_r_divdac = /(1 + 1) */
{OV8858_8BIT, 0x0312, 0x01},
{OV8858_8BIT, 0x031E, 0x0C}, /* pll1_no_lat = 1, mipi_bitsel_man = 0 */
/* PAD OEN2, VSYNC out enable=0x80, disable=0x00 */
{OV8858_8BIT, 0x3002, 0x80},
/* PAD OUT2, VSYNC pulse direction low-to-high = 1 */
{OV8858_8BIT, 0x3007, 0x01},
/* PAD SEL2, VSYNC out value = 0 */
{OV8858_8BIT, 0x300D, 0x00},
/* PAD OUT2, VSYNC out select = 0 */
{OV8858_8BIT, 0x3010, 0x00},
/* Npump clock div = /2, Ppump clock div = /4 */
{OV8858_8BIT, 0x3015, 0x01},
/*
* mipi_lane_mode = 1+3, mipi_lvds_sel = 1 = MIPI enable,
* r_phy_pd_mipi_man = 0, lane_dis_option = 0
*/
{OV8858_8BIT, 0x3018, 0x72},
/* Clock switch output = normal, pclk_div = /1 */
{OV8858_8BIT, 0x3020, 0x93},
/*
* lvds_mode_o = 0, clock lane disable when pd_mipi = 0,
* pd_mipi enable when rst_sync = 1
*/
{OV8858_8BIT, 0x3022, 0x01},
{OV8858_8BIT, 0x3031, 0x0A}, /* mipi_bit_sel = 10 */
{OV8858_8BIT, 0x3034, 0x00}, /* Unknown */
/* sclk_div = /1, sclk_pre_div = /1, chip debug = 1 */
{OV8858_8BIT, 0x3106, 0x01},
{OV8858_8BIT, 0x3305, 0xF1}, /* Unknown */
{OV8858_8BIT, 0x3307, 0x04}, /* Unknown */
{OV8858_8BIT, 0x3308, 0x00}, /* Unknown */
{OV8858_8BIT, 0x3309, 0x28}, /* Unknown */
{OV8858_8BIT, 0x330A, 0x00}, /* Unknown */
{OV8858_8BIT, 0x330B, 0x20}, /* Unknown */
{OV8858_8BIT, 0x330C, 0x00}, /* Unknown */
{OV8858_8BIT, 0x330D, 0x00}, /* Unknown */
{OV8858_8BIT, 0x330E, 0x00}, /* Unknown */
{OV8858_8BIT, 0x330F, 0x40}, /* Unknown */
{OV8858_8BIT, 0x3500, 0x00}, /* long exposure = 0x9A20 */
{OV8858_8BIT, 0x3501, 0x9A}, /* long exposure = 0x9A20 */
{OV8858_8BIT, 0x3502, 0x20}, /* long exposure = 0x9A20 */
/*
* Digital fraction gain delay option = Delay 1 frame,
* Gain change delay option = Delay 1 frame,
* Gain delay option = Delay 1 frame,
* Gain manual as sensor gain = Input gain as real gain format,
* Exposure delay option (must be 0 = Delay 1 frame,
* Exposure change delay option (must be 0) = Delay 1 frame
*/
{OV8858_8BIT, 0x3503, 0x00},
{OV8858_8BIT, 0x3505, 0x80}, /* gain conversation option */
/*
* [10:7] are integer gain, [6:0] are fraction gain. For example:
* 0x80 is 1x gain, 0x100 is 2x gain, 0x1C0 is 3.5x gain
*/
{OV8858_8BIT, 0x3508, 0x02}, /* long gain = 0x0200 */
{OV8858_8BIT, 0x3509, 0x00}, /* long gain = 0x0200 */
{OV8858_8BIT, 0x350C, 0x00}, /* short gain = 0x0080 */
{OV8858_8BIT, 0x350D, 0x80}, /* short gain = 0x0080 */
{OV8858_8BIT, 0x3510, 0x00}, /* short exposure = 0x000200 */
{OV8858_8BIT, 0x3511, 0x02}, /* short exposure = 0x000200 */
{OV8858_8BIT, 0x3512, 0x00}, /* short exposure = 0x000200 */
{OV8858_8BIT, 0x3600, 0x00}, /* Unknown */
{OV8858_8BIT, 0x3601, 0x00}, /* Unknown */
{OV8858_8BIT, 0x3602, 0x00}, /* Unknown */
{OV8858_8BIT, 0x3603, 0x00}, /* Unknown */
{OV8858_8BIT, 0x3604, 0x22}, /* Unknown */
{OV8858_8BIT, 0x3605, 0x30}, /* Unknown */
{OV8858_8BIT, 0x3606, 0x00}, /* Unknown */
{OV8858_8BIT, 0x3607, 0x20}, /* Unknown */
{OV8858_8BIT, 0x3608, 0x11}, /* Unknown */
{OV8858_8BIT, 0x3609, 0x28}, /* Unknown */
{OV8858_8BIT, 0x360A, 0x00}, /* Unknown */
{OV8858_8BIT, 0x360B, 0x06}, /* Unknown */
{OV8858_8BIT, 0x360C, 0xDC}, /* Unknown */
{OV8858_8BIT, 0x360D, 0x40}, /* Unknown */
{OV8858_8BIT, 0x360E, 0x0C}, /* Unknown */
{OV8858_8BIT, 0x360F, 0x20}, /* Unknown */
{OV8858_8BIT, 0x3610, 0x07}, /* Unknown */
{OV8858_8BIT, 0x3611, 0x20}, /* Unknown */
{OV8858_8BIT, 0x3612, 0x88}, /* Unknown */
{OV8858_8BIT, 0x3613, 0x80}, /* Unknown */
{OV8858_8BIT, 0x3614, 0x58}, /* Unknown */
{OV8858_8BIT, 0x3615, 0x00}, /* Unknown */
{OV8858_8BIT, 0x3616, 0x4A}, /* Unknown */
{OV8858_8BIT, 0x3617, 0x90}, /* Unknown */
{OV8858_8BIT, 0x3618, 0x56}, /* Unknown */
{OV8858_8BIT, 0x3619, 0x70}, /* Unknown */
{OV8858_8BIT, 0x361A, 0x99}, /* Unknown */
{OV8858_8BIT, 0x361B, 0x00}, /* Unknown */
{OV8858_8BIT, 0x361C, 0x07}, /* Unknown */
{OV8858_8BIT, 0x361D, 0x00}, /* Unknown */
{OV8858_8BIT, 0x361E, 0x00}, /* Unknown */
{OV8858_8BIT, 0x361F, 0x00}, /* Unknown */
{OV8858_8BIT, 0x3633, 0x0C}, /* Unknown */
{OV8858_8BIT, 0x3634, 0x0C}, /* Unknown */
{OV8858_8BIT, 0x3635, 0x0C}, /* Unknown */
{OV8858_8BIT, 0x3636, 0x0C}, /* Unknown */
{OV8858_8BIT, 0x3638, 0xFF}, /* Unknown */
{OV8858_8BIT, 0x3645, 0x13}, /* Unknown */
{OV8858_8BIT, 0x3646, 0x83}, /* Unknown */
{OV8858_8BIT, 0x364A, 0x07}, /* Unknown */
{OV8858_8BIT, 0x3700, 0x30}, /* Unknown */
{OV8858_8BIT, 0x3701, 0x18}, /* Unknown */
{OV8858_8BIT, 0x3702, 0x50}, /* Unknown */
{OV8858_8BIT, 0x3703, 0x32}, /* Unknown */
{OV8858_8BIT, 0x3704, 0x28}, /* Unknown */
{OV8858_8BIT, 0x3705, 0x00}, /* Unknown */
{OV8858_8BIT, 0x3706, 0x6A}, /* Unknown */
{OV8858_8BIT, 0x3707, 0x08}, /* Unknown */
{OV8858_8BIT, 0x3708, 0x48}, /* Unknown */
{OV8858_8BIT, 0x3709, 0x66}, /* Unknown */
{OV8858_8BIT, 0x370A, 0x01}, /* Unknown */
{OV8858_8BIT, 0x370B, 0x6A}, /* Unknown */
{OV8858_8BIT, 0x370C, 0x07}, /* Unknown */
{OV8858_8BIT, 0x3712, 0x44}, /* Unknown */
{OV8858_8BIT, 0x3714, 0x24}, /* Unknown */
{OV8858_8BIT, 0x3718, 0x14}, /* Unknown */
{OV8858_8BIT, 0x3719, 0x31}, /* Unknown */
{OV8858_8BIT, 0x371E, 0x31}, /* Unknown */
{OV8858_8BIT, 0x371F, 0x7F}, /* Unknown */
{OV8858_8BIT, 0x3720, 0x0A}, /* Unknown */
{OV8858_8BIT, 0x3721, 0x0A}, /* Unknown */
{OV8858_8BIT, 0x3724, 0x0C}, /* Unknown */
{OV8858_8BIT, 0x3725, 0x02}, /* Unknown */
{OV8858_8BIT, 0x3726, 0x0C}, /* Unknown */
{OV8858_8BIT, 0x3728, 0x0A}, /* Unknown */
{OV8858_8BIT, 0x3729, 0x03}, /* Unknown */
{OV8858_8BIT, 0x372A, 0x06}, /* Unknown */
{OV8858_8BIT, 0x372B, 0xA6}, /* Unknown */
{OV8858_8BIT, 0x372C, 0xA6}, /* Unknown */
{OV8858_8BIT, 0x372D, 0xA6}, /* Unknown */
{OV8858_8BIT, 0x372E, 0x0C}, /* Unknown */
{OV8858_8BIT, 0x372F, 0x20}, /* Unknown */
{OV8858_8BIT, 0x3730, 0x02}, /* Unknown */
{OV8858_8BIT, 0x3731, 0x0C}, /* Unknown */
{OV8858_8BIT, 0x3732, 0x28}, /* Unknown */
{OV8858_8BIT, 0x3733, 0x10}, /* Unknown */
{OV8858_8BIT, 0x3734, 0x40}, /* Unknown */
{OV8858_8BIT, 0x3736, 0x30}, /* Unknown */
{OV8858_8BIT, 0x373A, 0x0A}, /* Unknown */
{OV8858_8BIT, 0x373B, 0x0B}, /* Unknown */
{OV8858_8BIT, 0x373C, 0x14}, /* Unknown */
{OV8858_8BIT, 0x373E, 0x06}, /* Unknown */
{OV8858_8BIT, 0x3755, 0x10}, /* Unknown */
{OV8858_8BIT, 0x3758, 0x00}, /* Unknown */
{OV8858_8BIT, 0x3759, 0x4C}, /* Unknown */
{OV8858_8BIT, 0x375A, 0x0C}, /* Unknown */
{OV8858_8BIT, 0x375B, 0x26}, /* Unknown */
{OV8858_8BIT, 0x375C, 0x20}, /* Unknown */
{OV8858_8BIT, 0x375D, 0x04}, /* Unknown */
{OV8858_8BIT, 0x375E, 0x00}, /* Unknown */
{OV8858_8BIT, 0x375F, 0x28}, /* Unknown */
{OV8858_8BIT, 0x3760, 0x00}, /* Unknown */
{OV8858_8BIT, 0x3761, 0x00}, /* Unknown */
{OV8858_8BIT, 0x3762, 0x00}, /* Unknown */
{OV8858_8BIT, 0x3763, 0x00}, /* Unknown */
{OV8858_8BIT, 0x3766, 0xFF}, /* Unknown */
{OV8858_8BIT, 0x3768, 0x22}, /* Unknown */
{OV8858_8BIT, 0x3769, 0x44}, /* Unknown */
{OV8858_8BIT, 0x376A, 0x44}, /* Unknown */
{OV8858_8BIT, 0x376B, 0x00}, /* Unknown */
{OV8858_8BIT, 0x376F, 0x01}, /* Unknown */
{OV8858_8BIT, 0x3772, 0x46}, /* Unknown */
{OV8858_8BIT, 0x3773, 0x04}, /* Unknown */
{OV8858_8BIT, 0x3774, 0x2C}, /* Unknown */
{OV8858_8BIT, 0x3775, 0x13}, /* Unknown */
{OV8858_8BIT, 0x3776, 0x08}, /* Unknown */
{OV8858_8BIT, 0x3777, 0x00}, /* Unknown */
{OV8858_8BIT, 0x3778, 0x16}, /* Unknown */
{OV8858_8BIT, 0x37A0, 0x88}, /* Unknown */
{OV8858_8BIT, 0x37A1, 0x7A}, /* Unknown */
{OV8858_8BIT, 0x37A2, 0x7A}, /* Unknown */
{OV8858_8BIT, 0x37A3, 0x00}, /* Unknown */
{OV8858_8BIT, 0x37A4, 0x00}, /* Unknown */
{OV8858_8BIT, 0x37A5, 0x00}, /* Unknown */
{OV8858_8BIT, 0x37A6, 0x00}, /* Unknown */
{OV8858_8BIT, 0x37A7, 0x88}, /* Unknown */
{OV8858_8BIT, 0x37A8, 0x98}, /* Unknown */
{OV8858_8BIT, 0x37A9, 0x98}, /* Unknown */
{OV8858_8BIT, 0x37AA, 0x88}, /* Unknown */
{OV8858_8BIT, 0x37AB, 0x5C}, /* Unknown */
{OV8858_8BIT, 0x37AC, 0x5C}, /* Unknown */
{OV8858_8BIT, 0x37AD, 0x55}, /* Unknown */
{OV8858_8BIT, 0x37AE, 0x19}, /* Unknown */
{OV8858_8BIT, 0x37AF, 0x19}, /* Unknown */
{OV8858_8BIT, 0x37B0, 0x00}, /* Unknown */
{OV8858_8BIT, 0x37B1, 0x00}, /* Unknown */
{OV8858_8BIT, 0x37B2, 0x00}, /* Unknown */
{OV8858_8BIT, 0x37B3, 0x84}, /* Unknown */
{OV8858_8BIT, 0x37B4, 0x84}, /* Unknown */
{OV8858_8BIT, 0x37B5, 0x66}, /* Unknown */
{OV8858_8BIT, 0x37B6, 0x00}, /* Unknown */
{OV8858_8BIT, 0x37B7, 0x00}, /* Unknown */
{OV8858_8BIT, 0x37B8, 0x00}, /* Unknown */
{OV8858_8BIT, 0x37B9, 0xFF}, /* Unknown */
{OV8858_8BIT, 0x3800, 0x00}, /* h_crop_start high */
{OV8858_8BIT, 0x3801, 0x0C}, /* h_crop_start low */
{OV8858_8BIT, 0x3802, 0x00}, /* v_crop_start high */
{OV8858_8BIT, 0x3803, 0x0C}, /* v_crop_start low */
{OV8858_8BIT, 0x3804, 0x0C}, /* h_crop_end high */
{OV8858_8BIT, 0x3805, 0xD3}, /* h_crop_end low */
{OV8858_8BIT, 0x3806, 0x09}, /* v_crop_end high */
{OV8858_8BIT, 0x3807, 0xA3}, /* v_crop_end low */
{OV8858_8BIT, 0x3808, 0x0C}, /* h_output_size high */
{OV8858_8BIT, 0x3809, 0xC0}, /* h_output_size low */
{OV8858_8BIT, 0x380A, 0x09}, /* v_output_size high */
{OV8858_8BIT, 0x380B, 0x90}, /* v_output_size low */
{OV8858_8BIT, 0x380C, 0x07}, /* horizontal timing size high */
{OV8858_8BIT, 0x380D, 0x94}, /* horizontal timing size low */
{OV8858_8BIT, 0x380E, 0x0A}, /* vertical timing size high */
{OV8858_8BIT, 0x380F, 0x0D}, /* vertical timing size low */
{OV8858_8BIT, 0x3810, 0x00}, /* h_win offset high */
{OV8858_8BIT, 0x3811, 0x04}, /* h_win offset low */
{OV8858_8BIT, 0x3812, 0x00}, /* v_win offset high */
{OV8858_8BIT, 0x3813, 0x02}, /* v_win offset low */
{OV8858_8BIT, 0x3814, 0x01}, /* h_odd_inc */
{OV8858_8BIT, 0x3815, 0x01}, /* h_even_inc */
{OV8858_8BIT, 0x3820, 0x00}, /* format1 */
{OV8858_8BIT, 0x3821, 0x40}, /* format2 */
{OV8858_8BIT, 0x382A, 0x01}, /* v_odd_inc */
{OV8858_8BIT, 0x382B, 0x01}, /* v_even_inc */
{OV8858_8BIT, 0x3830, 0x06}, /* Unknown */
{OV8858_8BIT, 0x3836, 0x01}, /* Unknown */
{OV8858_8BIT, 0x3837, 0x18}, /* Unknown */
{OV8858_8BIT, 0x3841, 0xFF}, /* AUTO_SIZE_CTRL */
{OV8858_8BIT, 0x3846, 0x48}, /* Unknown */
{OV8858_8BIT, 0x3D85, 0x14}, /* OTP_REG85 */
{OV8858_8BIT, 0x3D8C, 0x73}, /* OTP_SETTING_STT_ADDRESS */
{OV8858_8BIT, 0x3D8D, 0xDE}, /* OTP_SETTING_STT_ADDRESS */
{OV8858_8BIT, 0x3F08, 0x10}, /* PSRAM control register */
{OV8858_8BIT, 0x3F0A, 0x80}, /* PSRAM control register */
{OV8858_8BIT, 0x4000, 0xF1}, /* BLC CTRL00 = default */
{OV8858_8BIT, 0x4001, 0x00}, /* BLC CTRL01 */
{OV8858_8BIT, 0x4002, 0x27}, /* BLC offset = 0x27 */
{OV8858_8BIT, 0x4005, 0x10}, /* BLC target = 0x0010 */
{OV8858_8BIT, 0x4009, 0x81}, /* BLC CTRL09 */
{OV8858_8BIT, 0x400B, 0x0C}, /* BLC CTRL0B = default */
{OV8858_8BIT, 0x401B, 0x00}, /* Zero line R coeff. = 0x0000 */
{OV8858_8BIT, 0x401D, 0x00}, /* Zero line T coeff. = 0x0000 */
{OV8858_8BIT, 0x401F, 0x00}, /* BLC CTRL1F */
{OV8858_8BIT, 0x4020, 0x00}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4021, 0x04}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4022, 0x0B}, /* Anchor left end = 0x0BC3 */
{OV8858_8BIT, 0x4023, 0xC3}, /* Anchor left end = 0x0BC3 */
{OV8858_8BIT, 0x4024, 0x0C}, /* Anchor right start = 0x0C36 */
{OV8858_8BIT, 0x4025, 0x36}, /* Anchor right start = 0x0C36 */
{OV8858_8BIT, 0x4026, 0x0C}, /* Anchor right end = 0x0C37 */
{OV8858_8BIT, 0x4027, 0x37}, /* Anchor right end = 0x0C37 */
{OV8858_8BIT, 0x4028, 0x00}, /* Top zero line start = 0 */
{OV8858_8BIT, 0x4029, 0x02}, /* Top zero line number = 2 */
{OV8858_8BIT, 0x402A, 0x04}, /* Top black line start = 4 */
{OV8858_8BIT, 0x402B, 0x08}, /* Top black line number = 8 */
{OV8858_8BIT, 0x402C, 0x02}, /* Bottom zero start line = 2 */
{OV8858_8BIT, 0x402D, 0x02}, /* Bottom zero line number = 2 */
{OV8858_8BIT, 0x402E, 0x0C}, /* Bottom black line start = 12 */
{OV8858_8BIT, 0x402F, 0x02}, /* Bottom black line number = 2 */
{OV8858_8BIT, 0x4034, 0x3F}, /* Unknown */
{OV8858_8BIT, 0x403D, 0x04}, /* BLC CTRL3D */
{OV8858_8BIT, 0x4300, 0xFF}, /* clip_max[11:4] = 0xFFF */
{OV8858_8BIT, 0x4301, 0x00}, /* clip_min[11:4] = 0 */
{OV8858_8BIT, 0x4302, 0x0F}, /* clip_min/max[3:0] */
{OV8858_8BIT, 0x4307, 0x01}, /* Unknown */
{OV8858_8BIT, 0x4316, 0x00}, /* CTRL16 = default */
{OV8858_8BIT, 0x4503, 0x18}, /* Unknown */
{OV8858_8BIT, 0x4500, 0x38}, /* Unknown */
{OV8858_8BIT, 0x4600, 0x01}, /* Unknown */
{OV8858_8BIT, 0x4601, 0x97}, /* Unknown */
/* wkup_dly = Mark1 wakeup delay/2^10 = 0x25 */
{OV8858_8BIT, 0x4808, 0x25},
{OV8858_8BIT, 0x4816, 0x52}, /* Embedded data type*/
{OV8858_8BIT, 0x481F, 0x32}, /* clk_prepare_min = 0x32 */
{OV8858_8BIT, 0x4825, 0x3A}, /* lpx_p_min = 0x3A */
{OV8858_8BIT, 0x4826, 0x40}, /* hs_prepare_min = 0x40 */
{OV8858_8BIT, 0x4837, 0x14}, /* pclk_period = 0x14 */
{OV8858_8BIT, 0x4850, 0x10}, /* LANE SEL01 */
{OV8858_8BIT, 0x4851, 0x32}, /* LANE SEL02 */
{OV8858_8BIT, 0x4B00, 0x2A}, /* Unknown */
{OV8858_8BIT, 0x4B0D, 0x00}, /* Unknown */
{OV8858_8BIT, 0x4D00, 0x04}, /* TPM_CTRL_REG */
{OV8858_8BIT, 0x4D01, 0x18}, /* TPM_CTRL_REG */
{OV8858_8BIT, 0x4D02, 0xC3}, /* TPM_CTRL_REG */
{OV8858_8BIT, 0x4D03, 0xFF}, /* TPM_CTRL_REG */
{OV8858_8BIT, 0x4D04, 0xFF}, /* TPM_CTRL_REG */
{OV8858_8BIT, 0x4D05, 0xFF}, /* TPM_CTRL_REG */
/*
* Lens correction (LENC) function enable = 0
* Slave sensor AWB Gain function enable = 1
* Slave sensor AWB Statistics function enable = 1
* Master sensor AWB Gain function enable = 1
* Master sensor AWB Statistics function enable = 1
* Black DPC function enable = 1
* White DPC function enable =1
*/
{OV8858_8BIT, 0x5000, 0x7E},
{OV8858_8BIT, 0x5001, 0x01}, /* BLC function enable = 1 */
/*
* Horizontal scale function enable = 0
* WBMATCH bypass mode = Select slave sensor's gain
* WBMATCH function enable = 0
* Master MWB gain support RGBC = 0
* OTP_DPC function enable = 1
* Manual mode of VarioPixel function enable = 0
* Manual enable of VarioPixel function enable = 0
* Use VSYNC to latch ISP modules's function enable signals = 0
*/
{OV8858_8BIT, 0x5002, 0x08},
/*
* Bypass all ISP modules after BLC module = 0
* DPC_DBC buffer control enable = 1
* WBMATCH VSYNC selection = Select master sensor's VSYNC fall
* Select master AWB gain to embed line = AWB gain before manual mode
* Enable BLC's input flip_i signal = 0
*/
{OV8858_8BIT, 0x5003, 0x20},
{OV8858_8BIT, 0x5041, 0x1D}, /* ISP CTRL41 - embedded data=on */
{OV8858_8BIT, 0x5046, 0x12}, /* ISP CTRL46 = default */
/*
* Tail enable = 1
* Saturate cross cluster enable = 1
* Remove cross cluster enable = 1
* Enable to remove connected defect pixels in same channel = 1
* Enable to remove connected defect pixels in different channel = 1
* Smooth enable, use average G for recovery = 1
* Black/white sensor mode enable = 0
* Manual mode enable = 0
*/
{OV8858_8BIT, 0x5780, 0xFC},
{OV8858_8BIT, 0x5784, 0x0C}, /* DPC CTRL04 */
{OV8858_8BIT, 0x5787, 0x40}, /* DPC CTRL07 */
{OV8858_8BIT, 0x5788, 0x08}, /* DPC CTRL08 */
{OV8858_8BIT, 0x578A, 0x02}, /* DPC CTRL0A */
{OV8858_8BIT, 0x578B, 0x01}, /* DPC CTRL0B */
{OV8858_8BIT, 0x578C, 0x01}, /* DPC CTRL0C */
{OV8858_8BIT, 0x578E, 0x02}, /* DPC CTRL0E */
{OV8858_8BIT, 0x578F, 0x01}, /* DPC CTRL0F */
{OV8858_8BIT, 0x5790, 0x01}, /* DPC CTRL10 */
{OV8858_8BIT, 0x5901, 0x00}, /* VAP CTRL01 = default */
/* WINC CTRL08 = embedded data in 1st line*/
{OV8858_8BIT, 0x5A08, 0x00},
{OV8858_8BIT, 0x5B00, 0x02}, /* OTP CTRL00 */
{OV8858_8BIT, 0x5B01, 0x10}, /* OTP CTRL01 */
{OV8858_8BIT, 0x5B02, 0x03}, /* OTP CTRL02 */
{OV8858_8BIT, 0x5B03, 0xCF}, /* OTP CTRL03 */
{OV8858_8BIT, 0x5B05, 0x6C}, /* OTP CTRL05 = default */
{OV8858_8BIT, 0x5E00, 0x00}, /* PRE CTRL00 = default */
{OV8858_8BIT, 0x5E01, 0x41}, /* PRE_CTRL01 = default */
{OV8858_TOK_TERM, 0, 0}
};
/*****************************STILL********************************/
static const struct ov8858_reg ov8858_8M[] = {
{OV8858_8BIT, 0x0100, 0x00}, /* software_standby */
{OV8858_8BIT, 0x3778, 0x16}, /* Unknown */
{OV8858_8BIT, 0x3800, 0x00}, /* h_crop_start high */
{OV8858_8BIT, 0x3801, 0x0C}, /* h_crop_start low 12 */
{OV8858_8BIT, 0x3802, 0x00}, /* v_crop_start high */
{OV8858_8BIT, 0x3803, 0x0C}, /* v_crop_start low */
{OV8858_8BIT, 0x3804, 0x0C}, /* h_crop_end high */
{OV8858_8BIT, 0x3805, 0xD3}, /* h_crop_end low 3283 */
{OV8858_8BIT, 0x3806, 0x09}, /* v_crop_end high */
{OV8858_8BIT, 0x3807, 0xA3}, /* v_crop_end low */
{OV8858_8BIT, 0x3808, 0x0C}, /* h_output_size high 3280 x 2464 */
{OV8858_8BIT, 0x3809, 0xD0}, /* h_output_size low */
{OV8858_8BIT, 0x380A, 0x09}, /* v_output_size high */
{OV8858_8BIT, 0x380B, 0xa0}, /* v_output_size low */
{OV8858_8BIT, 0x380C, 0x07}, /* horizontal timing size high */
{OV8858_8BIT, 0x380D, 0x94}, /* horizontal timing size low */
{OV8858_8BIT, 0x380E, 0x0A}, /* vertical timing size high */
{OV8858_8BIT, 0x380F, 0x0D}, /* vertical timing size low */
{OV8858_8BIT, 0x3814, 0x01}, /* h_odd_inc */
{OV8858_8BIT, 0x3815, 0x01}, /* h_even_inc */
{OV8858_8BIT, 0x3820, 0x00}, /* format1 */
{OV8858_8BIT, 0x3821, 0x40}, /* format2 */
{OV8858_8BIT, 0x382A, 0x01}, /* v_odd_inc */
{OV8858_8BIT, 0x382B, 0x01}, /* v_even_inc */
{OV8858_8BIT, 0x3830, 0x06}, /* Unknown */
{OV8858_8BIT, 0x3836, 0x01}, /* Unknown */
{OV8858_8BIT, 0x3D85, 0x14}, /* OTP_REG85 */
{OV8858_8BIT, 0x3F08, 0x10}, /* PSRAM control register */
{OV8858_8BIT, 0x4000, 0xF1}, /* BLC CTRL00 = default */
{OV8858_8BIT, 0x4001, 0x00}, /* BLC CTRL01 */
{OV8858_8BIT, 0x4002, 0x27}, /* BLC offset = 0x27 */
{OV8858_8BIT, 0x4005, 0x10}, /* BLC target = 0x0010 */
{OV8858_8BIT, 0x4009, 0x81}, /* BLC CTRL09 */
{OV8858_8BIT, 0x400B, 0x0C}, /* BLC CTRL0B = default */
{OV8858_8BIT, 0x401B, 0x00}, /* Zero line R coeff. = 0x0000 */
{OV8858_8BIT, 0x401D, 0x00}, /* Zero line T coeff. = 0x0000 */
{OV8858_8BIT, 0x401F, 0x00}, /* BLC CTRL1F */
{OV8858_8BIT, 0x4020, 0x00}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4021, 0x04}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4022, 0x0B}, /* Anchor left end = 0x0BC3 */
{OV8858_8BIT, 0x4023, 0xC3}, /* Anchor left end = 0x0BC3 */
{OV8858_8BIT, 0x4024, 0x0C}, /* Anchor right start = 0x0C36 */
{OV8858_8BIT, 0x4025, 0x36}, /* Anchor right start = 0x0C36 */
{OV8858_8BIT, 0x4026, 0x0C}, /* Anchor right end = 0x0C37 */
{OV8858_8BIT, 0x4027, 0x37}, /* Anchor right end = 0x0C37 */
{OV8858_8BIT, 0x4028, 0x00}, /* Top zero line start = 0 */
{OV8858_8BIT, 0x4029, 0x02}, /* Top zero line number = 2 */
{OV8858_8BIT, 0x402A, 0x04}, /* Top black line start = 4 */
{OV8858_8BIT, 0x402B, 0x08}, /* Top black line number = 8 */
{OV8858_8BIT, 0x402C, 0x02}, /* Bottom zero start line = 2 */
{OV8858_8BIT, 0x402D, 0x02}, /* Bottom zero line number = 2 */
{OV8858_8BIT, 0x402E, 0x0C}, /* Bottom black line start = 12 */
{OV8858_8BIT, 0x402F, 0x02}, /* Bottom black line number = 2 */
{OV8858_8BIT, 0x4034, 0x3F}, /* Unknown */
{OV8858_8BIT, 0x403D, 0x04}, /* BLC CTRL3D */
{OV8858_8BIT, 0x4600, 0x01}, /* Unknown */
{OV8858_8BIT, 0x4601, 0x97}, /* Unknown */
{OV8858_8BIT, 0x4837, 0x14}, /* pclk_period = 0x14 */
{OV8858_TOK_TERM, 0, 0}
};
static const struct ov8858_reg ov8858_3276x1848[] = {
{OV8858_8BIT, 0x0100, 0x00}, /* software_standby */
{OV8858_8BIT, 0x3778, 0x16}, /* Unknown */
{OV8858_8BIT, 0x3800, 0x00}, /* h_crop_start high */
{OV8858_8BIT, 0x3801, 0x10}, /* h_crop_start low 0c->10*/
{OV8858_8BIT, 0x3802, 0x01}, /* v_crop_start high */
{OV8858_8BIT, 0x3803, 0x42}, /* v_crop_start low 3e->42*/
{OV8858_8BIT, 0x3804, 0x0C}, /* h_crop_end high */
{OV8858_8BIT, 0x3805, 0xD3}, /* h_crop_end low */
{OV8858_8BIT, 0x3806, 0x08}, /* v_crop_end high */
{OV8858_8BIT, 0x3807, 0x71}, /* v_crop_end low */
{OV8858_8BIT, 0x3808, 0x0C}, /* h_output_size high 3276 x 1848 */
{OV8858_8BIT, 0x3809, 0xCC}, /* h_output_size low d0->cc*/
{OV8858_8BIT, 0x380A, 0x07}, /* v_output_size high */
{OV8858_8BIT, 0x380B, 0x38}, /* v_output_size low 3c->38*/
{OV8858_8BIT, 0x380C, 0x07}, /* horizontal timing size high */
{OV8858_8BIT, 0x380D, 0x94}, /* horizontal timing size low */
{OV8858_8BIT, 0x380E, 0x0A}, /* vertical timing size high */
{OV8858_8BIT, 0x380F, 0x0D}, /* vertical timing size low */
{OV8858_8BIT, 0x3814, 0x01}, /* h_odd_inc */
{OV8858_8BIT, 0x3815, 0x01}, /* h_even_inc */
{OV8858_8BIT, 0x3820, 0x00}, /* format1 */
{OV8858_8BIT, 0x3821, 0x40}, /* format2 */
{OV8858_8BIT, 0x382A, 0x01}, /* v_odd_inc */
{OV8858_8BIT, 0x382B, 0x01}, /* v_even_inc */
{OV8858_8BIT, 0x3830, 0x06}, /* Unknown */
{OV8858_8BIT, 0x3836, 0x01}, /* Unknown */
{OV8858_8BIT, 0x3D85, 0x14}, /* OTP_REG85 */
{OV8858_8BIT, 0x3F08, 0x10}, /* PSRAM control register */
{OV8858_8BIT, 0x4000, 0xF1}, /* BLC CTRL00 = default */
{OV8858_8BIT, 0x4001, 0x00}, /* BLC CTRL01 */
{OV8858_8BIT, 0x4002, 0x27}, /* BLC offset = 0x27 */
{OV8858_8BIT, 0x4005, 0x10}, /* BLC target = 0x0010 */
{OV8858_8BIT, 0x4009, 0x81}, /* BLC CTRL09 */
{OV8858_8BIT, 0x400B, 0x0C}, /* BLC CTRL0B = default */
{OV8858_8BIT, 0x401B, 0x00}, /* Zero line R coeff. = 0x0000 */
{OV8858_8BIT, 0x401D, 0x00}, /* Zero line T coeff. = 0x0000 */
{OV8858_8BIT, 0x401F, 0x00}, /* BLC CTRL1F */
{OV8858_8BIT, 0x4020, 0x00}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4021, 0x04}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4022, 0x0B}, /* Anchor left end = 0x0BC3 */
{OV8858_8BIT, 0x4023, 0xC3}, /* Anchor left end = 0x0BC3 */
{OV8858_8BIT, 0x4024, 0x0C}, /* Anchor right start = 0x0C36 */
{OV8858_8BIT, 0x4025, 0x36}, /* Anchor right start = 0x0C36 */
{OV8858_8BIT, 0x4026, 0x0C}, /* Anchor right end = 0x0C37 */
{OV8858_8BIT, 0x4027, 0x37}, /* Anchor right end = 0x0C37 */
{OV8858_8BIT, 0x4028, 0x00}, /* Top zero line start = 0 */
{OV8858_8BIT, 0x4029, 0x02}, /* Top zero line number = 2 */
{OV8858_8BIT, 0x402A, 0x04}, /* Top black line start = 4 */
{OV8858_8BIT, 0x402B, 0x08}, /* Top black line number = 8 */
{OV8858_8BIT, 0x402C, 0x02}, /* Bottom zero start line = 2 */
{OV8858_8BIT, 0x402D, 0x02}, /* Bottom zero line number = 2 */
{OV8858_8BIT, 0x402E, 0x0C}, /* Bottom black line start = 12 */
{OV8858_8BIT, 0x402F, 0x02}, /* Bottom black line number = 2 */
{OV8858_8BIT, 0x4034, 0x3F}, /* Unknown */
{OV8858_8BIT, 0x403D, 0x04}, /* BLC CTRL3D */
{OV8858_8BIT, 0x4600, 0x01}, /* Unknown */
{OV8858_8BIT, 0x4601, 0x97}, /* Unknown */
{OV8858_8BIT, 0x4837, 0x14}, /* pclk_period = 0x14 */
{OV8858_TOK_TERM, 0, 0}
};
static const struct ov8858_reg ov8858_6M[] = {
{OV8858_8BIT, 0x0100, 0x00}, /* software_standby */
{OV8858_8BIT, 0x3778, 0x16}, /* Unknown */
{OV8858_8BIT, 0x3800, 0x00}, /* h_crop_start high */
{OV8858_8BIT, 0x3801, 0x0C}, /* h_crop_start low */
{OV8858_8BIT, 0x3802, 0x01}, /* v_crop_start high */
{OV8858_8BIT, 0x3803, 0x3E}, /* v_crop_start low */
{OV8858_8BIT, 0x3804, 0x0C}, /* h_crop_end high */
{OV8858_8BIT, 0x3805, 0xD3}, /* h_crop_end low */
{OV8858_8BIT, 0x3806, 0x08}, /* v_crop_end high */
{OV8858_8BIT, 0x3807, 0x71}, /* v_crop_end low */
{OV8858_8BIT, 0x3808, 0x0C}, /* h_output_size high 3280 x 1852 */
{OV8858_8BIT, 0x3809, 0xD0}, /* h_output_size low */
{OV8858_8BIT, 0x380A, 0x07}, /* v_output_size high */
{OV8858_8BIT, 0x380B, 0x3C}, /* v_output_size low */
{OV8858_8BIT, 0x380C, 0x07}, /* horizontal timing size high */
{OV8858_8BIT, 0x380D, 0x94}, /* horizontal timing size low */
{OV8858_8BIT, 0x380E, 0x0A}, /* vertical timing size high */
{OV8858_8BIT, 0x380F, 0x0D}, /* vertical timing size low */
{OV8858_8BIT, 0x3814, 0x01}, /* h_odd_inc */
{OV8858_8BIT, 0x3815, 0x01}, /* h_even_inc */
{OV8858_8BIT, 0x3820, 0x00}, /* format1 */
{OV8858_8BIT, 0x3821, 0x40}, /* format2 */
{OV8858_8BIT, 0x382A, 0x01}, /* v_odd_inc */
{OV8858_8BIT, 0x382B, 0x01}, /* v_even_inc */
{OV8858_8BIT, 0x3830, 0x06}, /* Unknown */
{OV8858_8BIT, 0x3836, 0x01}, /* Unknown */
{OV8858_8BIT, 0x3D85, 0x14}, /* OTP_REG85 */
{OV8858_8BIT, 0x3F08, 0x10}, /* PSRAM control register */
{OV8858_8BIT, 0x4000, 0xF1}, /* BLC CTRL00 = default */
{OV8858_8BIT, 0x4001, 0x00}, /* BLC CTRL01 */
{OV8858_8BIT, 0x4002, 0x27}, /* BLC offset = 0x27 */
{OV8858_8BIT, 0x4005, 0x10}, /* BLC target = 0x0010 */
{OV8858_8BIT, 0x4009, 0x81}, /* BLC CTRL09 */
{OV8858_8BIT, 0x400B, 0x0C}, /* BLC CTRL0B = default */
{OV8858_8BIT, 0x401B, 0x00}, /* Zero line R coeff. = 0x0000 */
{OV8858_8BIT, 0x401D, 0x00}, /* Zero line T coeff. = 0x0000 */
{OV8858_8BIT, 0x401F, 0x00}, /* BLC CTRL1F */
{OV8858_8BIT, 0x4020, 0x00}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4021, 0x04}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4022, 0x0B}, /* Anchor left end = 0x0BC3 */
{OV8858_8BIT, 0x4023, 0xC3}, /* Anchor left end = 0x0BC3 */
{OV8858_8BIT, 0x4024, 0x0C}, /* Anchor right start = 0x0C36 */
{OV8858_8BIT, 0x4025, 0x36}, /* Anchor right start = 0x0C36 */
{OV8858_8BIT, 0x4026, 0x0C}, /* Anchor right end = 0x0C37 */
{OV8858_8BIT, 0x4027, 0x37}, /* Anchor right end = 0x0C37 */
{OV8858_8BIT, 0x4028, 0x00}, /* Top zero line start = 0 */
{OV8858_8BIT, 0x4029, 0x02}, /* Top zero line number = 2 */
{OV8858_8BIT, 0x402A, 0x04}, /* Top black line start = 4 */
{OV8858_8BIT, 0x402B, 0x08}, /* Top black line number = 8 */
{OV8858_8BIT, 0x402C, 0x02}, /* Bottom zero start line = 2 */
{OV8858_8BIT, 0x402D, 0x02}, /* Bottom zero line number = 2 */
{OV8858_8BIT, 0x402E, 0x0C}, /* Bottom black line start = 12 */
{OV8858_8BIT, 0x402F, 0x02}, /* Bottom black line number = 2 */
{OV8858_8BIT, 0x4034, 0x3F}, /* Unknown */
{OV8858_8BIT, 0x403D, 0x04}, /* BLC CTRL3D */
{OV8858_8BIT, 0x4600, 0x01}, /* Unknown */
{OV8858_8BIT, 0x4601, 0x97}, /* Unknown */
{OV8858_8BIT, 0x4837, 0x14}, /* pclk_period = 0x14 */
{OV8858_TOK_TERM, 0, 0}
};
static const struct ov8858_reg ov8858_1080P_60[] = {
{OV8858_8BIT, 0x0100, 0x00}, /* software_standby */
{OV8858_8BIT, 0x3778, 0x17}, /* Unknown */
{OV8858_8BIT, 0x3800, 0x02}, /* h_crop_start high */
{OV8858_8BIT, 0x3801, 0x26}, /* h_crop_start low */
{OV8858_8BIT, 0x3802, 0x02}, /* v_crop_start high */
{OV8858_8BIT, 0x3803, 0x8C}, /* v_crop_start low */
{OV8858_8BIT, 0x3804, 0x0A}, /* h_crop_end high */
{OV8858_8BIT, 0x3805, 0x9D}, /* h_crop_end low */
{OV8858_8BIT, 0x3806, 0x07}, /* v_crop_end high */
{OV8858_8BIT, 0x3807, 0x0A}, /* v_crop_end low */
{OV8858_8BIT, 0x3808, 0x07}, /* h_output_size high*/
{OV8858_8BIT, 0x3809, 0x90}, /* h_output_size low */
{OV8858_8BIT, 0x380A, 0x04}, /* v_output_size high */
{OV8858_8BIT, 0x380B, 0x48}, /* v_output_size low */
{OV8858_8BIT, 0x380C, 0x07}, /* horizontal timing size high */
{OV8858_8BIT, 0x380D, 0x94}, /* horizontal timing size low */
{OV8858_8BIT, 0x380E, 0x04}, /* vertical timing size high */
{OV8858_8BIT, 0x380F, 0xEC}, /* vertical timing size low */
{OV8858_8BIT, 0x3814, 0x01}, /* h_odd_inc */
{OV8858_8BIT, 0x3815, 0x01}, /* h_even_inc */
{OV8858_8BIT, 0x3820, 0x00}, /* format1 */
{OV8858_8BIT, 0x3821, 0x40}, /* format2 */
{OV8858_8BIT, 0x382A, 0x01}, /* v_odd_inc */
{OV8858_8BIT, 0x382B, 0x01}, /* v_even_inc */
{OV8858_8BIT, 0x3830, 0x06}, /* Unknown */
{OV8858_8BIT, 0x3836, 0x01}, /* Unknown */
{OV8858_8BIT, 0x3D85, 0x14}, /* OTP_REG85 */
{OV8858_8BIT, 0x3F08, 0x10}, /* PSRAM control register */
{OV8858_8BIT, 0x4000, 0xF1}, /* BLC CTRL00 = default */
{OV8858_8BIT, 0x4001, 0x00}, /* BLC CTRL01 */
{OV8858_8BIT, 0x4002, 0x27}, /* BLC offset = 0x27 */
{OV8858_8BIT, 0x4005, 0x10}, /* BLC target = 0x0010 */
{OV8858_8BIT, 0x4009, 0x81}, /* BLC CTRL09 */
{OV8858_8BIT, 0x400B, 0x0C}, /* BLC CTRL0B = default */
{OV8858_8BIT, 0x401B, 0x00}, /* Zero line R coeff. = 0x0000 */
{OV8858_8BIT, 0x401D, 0x00}, /* Zero line T coeff. = 0x0000 */
{OV8858_8BIT, 0x401F, 0x00}, /* BLC CTRL1F */
{OV8858_8BIT, 0x4020, 0x00}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4021, 0x04}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4022, 0x07}, /* Anchor left end = 0x072D */
{OV8858_8BIT, 0x4023, 0x2D}, /* Anchor left end = 0x072D */
{OV8858_8BIT, 0x4024, 0x07}, /* Anchor right start = 0x079E */
{OV8858_8BIT, 0x4025, 0x9E}, /* Anchor right start = 0x079E */
{OV8858_8BIT, 0x4026, 0x07}, /* Anchor right end = 0x079F */
{OV8858_8BIT, 0x4027, 0x9F}, /* Anchor right end = 0x079F */
{OV8858_8BIT, 0x4028, 0x00}, /* Top zero line start = 0 */
{OV8858_8BIT, 0x4029, 0x02}, /* Top zero line number = 2 */
{OV8858_8BIT, 0x402A, 0x04}, /* Top black line start = 4 */
{OV8858_8BIT, 0x402B, 0x08}, /* Top black line number = 8 */
{OV8858_8BIT, 0x402C, 0x02}, /* Bottom zero start line = 2 */
{OV8858_8BIT, 0x402D, 0x02}, /* Bottom zero line number = 2 */
{OV8858_8BIT, 0x402E, 0x0C}, /* Bottom black line start = 12 */
{OV8858_8BIT, 0x402F, 0x02}, /* Bottom black line number = 2 */
{OV8858_8BIT, 0x4034, 0x3F}, /* Unknown */
{OV8858_8BIT, 0x403D, 0x04}, /* BLC CTRL3D */
{OV8858_8BIT, 0x4600, 0x00}, /* Unknown */
{OV8858_8BIT, 0x4601, 0xef}, /* Unknown */
{OV8858_8BIT, 0x4837, 0x16}, /* pclk_period = 0x16 */
{OV8858_TOK_TERM, 0, 0}
};
static const struct ov8858_reg ov8858_1080P_30[] = {
{OV8858_8BIT, 0x0100, 0x00}, /* software_standby */
{OV8858_8BIT, 0x3778, 0x17}, /* Unknown */
{OV8858_8BIT, 0x3800, 0x02}, /* h_crop_start high */
{OV8858_8BIT, 0x3801, 0x26}, /* h_crop_start low */
{OV8858_8BIT, 0x3802, 0x02}, /* v_crop_start high */
{OV8858_8BIT, 0x3803, 0x8C}, /* v_crop_start low */
{OV8858_8BIT, 0x3804, 0x0A}, /* h_crop_end high */
{OV8858_8BIT, 0x3805, 0x9D}, /* h_crop_end low */
{OV8858_8BIT, 0x3806, 0x07}, /* v_crop_end high */
{OV8858_8BIT, 0x3807, 0x0A}, /* v_crop_end low */
{OV8858_8BIT, 0x3808, 0x07}, /* h_output_size high*/
{OV8858_8BIT, 0x3809, 0x90}, /* h_output_size low */
{OV8858_8BIT, 0x380A, 0x04}, /* v_output_size high */
{OV8858_8BIT, 0x380B, 0x48}, /* v_output_size low */
{OV8858_8BIT, 0x380C, 0x07}, /* horizontal timing size high */
{OV8858_8BIT, 0x380D, 0x94}, /* horizontal timing size low */
{OV8858_8BIT, 0x380E, 0x0A}, /* vertical timing size high */
{OV8858_8BIT, 0x380F, 0x0D}, /* vertical timing size low */
{OV8858_8BIT, 0x3814, 0x01}, /* h_odd_inc */
{OV8858_8BIT, 0x3815, 0x01}, /* h_even_inc */
{OV8858_8BIT, 0x3820, 0x00}, /* format1 */
{OV8858_8BIT, 0x3821, 0x40}, /* format2 */
{OV8858_8BIT, 0x382A, 0x01}, /* v_odd_inc */
{OV8858_8BIT, 0x382B, 0x01}, /* v_even_inc */
{OV8858_8BIT, 0x3830, 0x06}, /* Unknown */
{OV8858_8BIT, 0x3836, 0x01}, /* Unknown */
{OV8858_8BIT, 0x3D85, 0x14}, /* OTP_REG85 */
{OV8858_8BIT, 0x3F08, 0x10}, /* PSRAM control register */
{OV8858_8BIT, 0x4000, 0xF1}, /* BLC CTRL00 = default */
{OV8858_8BIT, 0x4001, 0x00}, /* BLC CTRL01 */
{OV8858_8BIT, 0x4002, 0x27}, /* BLC offset = 0x27 */
{OV8858_8BIT, 0x4005, 0x10}, /* BLC target = 0x0010 */
{OV8858_8BIT, 0x4009, 0x81}, /* BLC CTRL09 */
{OV8858_8BIT, 0x400B, 0x0C}, /* BLC CTRL0B = default */
{OV8858_8BIT, 0x401B, 0x00}, /* Zero line R coeff. = 0x0000 */
{OV8858_8BIT, 0x401D, 0x00}, /* Zero line T coeff. = 0x0000 */
{OV8858_8BIT, 0x401F, 0x00}, /* BLC CTRL1F */
{OV8858_8BIT, 0x4020, 0x00}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4021, 0x04}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4022, 0x07}, /* Anchor left end = 0x072D */
{OV8858_8BIT, 0x4023, 0x2D}, /* Anchor left end = 0x072D */
{OV8858_8BIT, 0x4024, 0x07}, /* Anchor right start = 0x079E */
{OV8858_8BIT, 0x4025, 0x9E}, /* Anchor right start = 0x079E */
{OV8858_8BIT, 0x4026, 0x07}, /* Anchor right end = 0x079F */
{OV8858_8BIT, 0x4027, 0x9F}, /* Anchor right end = 0x079F */
{OV8858_8BIT, 0x4028, 0x00}, /* Top zero line start = 0 */
{OV8858_8BIT, 0x4029, 0x02}, /* Top zero line number = 2 */
{OV8858_8BIT, 0x402A, 0x04}, /* Top black line start = 4 */
{OV8858_8BIT, 0x402B, 0x08}, /* Top black line number = 8 */
{OV8858_8BIT, 0x402C, 0x02}, /* Bottom zero start line = 2 */
{OV8858_8BIT, 0x402D, 0x02}, /* Bottom zero line number = 2 */
{OV8858_8BIT, 0x402E, 0x0C}, /* Bottom black line start = 12 */
{OV8858_8BIT, 0x402F, 0x02}, /* Bottom black line number = 2 */
{OV8858_8BIT, 0x4034, 0x3F}, /* Unknown */
{OV8858_8BIT, 0x403D, 0x04}, /* BLC CTRL3D */
{OV8858_8BIT, 0x4600, 0x00}, /* Unknown */
{OV8858_8BIT, 0x4601, 0xef}, /* Unknown */
{OV8858_8BIT, 0x4837, 0x16}, /* pclk_period = 0x16 */
{OV8858_TOK_TERM, 0, 0}
};
static const struct ov8858_reg ov8858_1640x1232[] = {
{OV8858_8BIT, 0x0100, 0x00}, /* software_standby */
{OV8858_8BIT, 0x3778, 0x16}, /* Unknown */
{OV8858_8BIT, 0x3800, 0x00}, /* h_crop_start high */
{OV8858_8BIT, 0x3801, 0x0C}, /* h_crop_start low 12 */
{OV8858_8BIT, 0x3802, 0x00}, /* v_crop_start high */
{OV8858_8BIT, 0x3803, 0x0C}, /* v_crop_start low */
{OV8858_8BIT, 0x3804, 0x0C}, /* h_crop_end high 3283 */
{OV8858_8BIT, 0x3805, 0xD3}, /* h_crop_end low */
{OV8858_8BIT, 0x3806, 0x09}, /* v_crop_end high */
{OV8858_8BIT, 0x3807, 0xA3}, /* v_crop_end low */
{OV8858_8BIT, 0x3808, 0x06}, /* h_output_size high 1640 x 1232 */
{OV8858_8BIT, 0x3809, 0x68}, /* h_output_size low */
{OV8858_8BIT, 0x380A, 0x04}, /* v_output_size high */
{OV8858_8BIT, 0x380B, 0xD0}, /* v_output_size low */
{OV8858_8BIT, 0x380C, 0x07}, /* horizontal timing size high */
{OV8858_8BIT, 0x380D, 0x94}, /* horizontal timing size low */
{OV8858_8BIT, 0x380E, 0x09}, /* vertical timing size high */
{OV8858_8BIT, 0x380F, 0xAA}, /* vertical timing size low */
{OV8858_8BIT, 0x3814, 0x03}, /* h_odd_inc */
{OV8858_8BIT, 0x3815, 0x01}, /* h_even_inc */
{OV8858_8BIT, 0x3820, 0x00}, /* format1 */
{OV8858_8BIT, 0x3821, 0x67}, /* format2 */
{OV8858_8BIT, 0x382A, 0x03}, /* v_odd_inc */
{OV8858_8BIT, 0x382B, 0x01}, /* v_even_inc */
{OV8858_8BIT, 0x3830, 0x08}, /* Unknown */
{OV8858_8BIT, 0x3836, 0x02}, /* Unknown */
{OV8858_8BIT, 0x3D85, 0x16}, /* OTP_REG85 */
{OV8858_8BIT, 0x3F08, 0x08}, /* PSRAM control register */
{OV8858_8BIT, 0x4000, 0xF1}, /* BLC CTRL00 = default */
{OV8858_8BIT, 0x4001, 0x10}, /* BLC CTRL01 */
{OV8858_8BIT, 0x4002, 0x27}, /* BLC offset = 0x27 */
{OV8858_8BIT, 0x4005, 0x10}, /* BLC target = 0x0010 */
{OV8858_8BIT, 0x4009, 0x81}, /* BLC CTRL09 */
{OV8858_8BIT, 0x400B, 0x0C}, /* BLC CTRL0B = default */
{OV8858_8BIT, 0x401B, 0x00}, /* Zero line R coeff. = 0x0000 */
{OV8858_8BIT, 0x401D, 0x00}, /* Zero line T coeff. = 0x0000 */
{OV8858_8BIT, 0x401F, 0x00}, /* BLC CTRL1F */
{OV8858_8BIT, 0x4020, 0x00}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4021, 0x04}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4022, 0x04}, /* Anchor left end = 0x04B9 */
{OV8858_8BIT, 0x4023, 0xB9}, /* Anchor left end = 0x04B9 */
{OV8858_8BIT, 0x4024, 0x05}, /* Anchor right start = 0x052A */
{OV8858_8BIT, 0x4025, 0x2A}, /* Anchor right start = 0x052A */
{OV8858_8BIT, 0x4026, 0x05}, /* Anchor right end = 0x052B */
{OV8858_8BIT, 0x4027, 0x2B}, /* Anchor right end = 0x052B */
{OV8858_8BIT, 0x4028, 0x00}, /* Top zero line start = 0 */
{OV8858_8BIT, 0x4029, 0x02}, /* Top zero line number = 2 */
{OV8858_8BIT, 0x402A, 0x04}, /* Top black line start = 4 */
{OV8858_8BIT, 0x402B, 0x04}, /* Top black line number = 8 */
{OV8858_8BIT, 0x402C, 0x02}, /* Bottom zero start line = 2 */
{OV8858_8BIT, 0x402D, 0x02}, /* Bottom zero line number = 2 */
{OV8858_8BIT, 0x402E, 0x08}, /* Bottom black line start = 8 */
{OV8858_8BIT, 0x402F, 0x02}, /* Bottom black line number = 2 */
{OV8858_8BIT, 0x4034, 0x3F}, /* Unknown */
{OV8858_8BIT, 0x403D, 0x04}, /* BLC CTRL3D */
{OV8858_8BIT, 0x4600, 0x00}, /* Unknown */
{OV8858_8BIT, 0x4601, 0xCB}, /* Unknown */
{OV8858_8BIT, 0x4837, 0x14}, /* pclk_period = 0x14 */
{OV8858_TOK_TERM, 0, 0}
};
static const struct ov8858_reg ov8858_1640x1096[] = {
{OV8858_8BIT, 0x0100, 0x00}, /* software_standby */
{OV8858_8BIT, 0x3778, 0x16}, /* Unknown */
{OV8858_8BIT, 0x3800, 0x00}, /* h_crop_start high */
{OV8858_8BIT, 0x3801, 0x0C}, /* h_crop_start low 12 */
{OV8858_8BIT, 0x3802, 0x00}, /* v_crop_start high */
{OV8858_8BIT, 0x3803, 0x0C}, /* v_crop_start low */
{OV8858_8BIT, 0x3804, 0x0C}, /* h_crop_end high 3283 */
{OV8858_8BIT, 0x3805, 0xD3}, /* h_crop_end low */
{OV8858_8BIT, 0x3806, 0x09}, /* v_crop_end high */
{OV8858_8BIT, 0x3807, 0xA3}, /* v_crop_end low */
{OV8858_8BIT, 0x3808, 0x06}, /* h_output_size high 1640 x 1096 */
{OV8858_8BIT, 0x3809, 0x68}, /* h_output_size low */
{OV8858_8BIT, 0x380A, 0x04}, /* v_output_size high */
{OV8858_8BIT, 0x380B, 0x48}, /* v_output_size low */
{OV8858_8BIT, 0x380C, 0x07}, /* horizontal timing size high */
{OV8858_8BIT, 0x380D, 0x94}, /* horizontal timing size low */
{OV8858_8BIT, 0x380E, 0x09}, /* vertical timing size high */
{OV8858_8BIT, 0x380F, 0xAA}, /* vertical timing size low */
{OV8858_8BIT, 0x3814, 0x03}, /* h_odd_inc */
{OV8858_8BIT, 0x3815, 0x01}, /* h_even_inc */
{OV8858_8BIT, 0x3820, 0x00}, /* format1 */
{OV8858_8BIT, 0x3821, 0x67}, /* format2 */
{OV8858_8BIT, 0x382A, 0x03}, /* v_odd_inc */
{OV8858_8BIT, 0x382B, 0x01}, /* v_even_inc */
{OV8858_8BIT, 0x3830, 0x08}, /* Unknown */
{OV8858_8BIT, 0x3836, 0x02}, /* Unknown */
{OV8858_8BIT, 0x3D85, 0x16}, /* OTP_REG85 */
{OV8858_8BIT, 0x3F08, 0x08}, /* PSRAM control register */
{OV8858_8BIT, 0x4000, 0xF1}, /* BLC CTRL00 = default */
{OV8858_8BIT, 0x4001, 0x10}, /* BLC CTRL01 */
{OV8858_8BIT, 0x4002, 0x27}, /* BLC offset = 0x27 */
{OV8858_8BIT, 0x4005, 0x10}, /* BLC target = 0x0010 */
{OV8858_8BIT, 0x4009, 0x81}, /* BLC CTRL09 */
{OV8858_8BIT, 0x400B, 0x0C}, /* BLC CTRL0B = default */
{OV8858_8BIT, 0x401B, 0x00}, /* Zero line R coeff. = 0x0000 */
{OV8858_8BIT, 0x401D, 0x00}, /* Zero line T coeff. = 0x0000 */
{OV8858_8BIT, 0x401F, 0x00}, /* BLC CTRL1F */
{OV8858_8BIT, 0x4020, 0x00}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4021, 0x04}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4022, 0x04}, /* Anchor left end = 0x04B9 */
{OV8858_8BIT, 0x4023, 0xB9}, /* Anchor left end = 0x04B9 */
{OV8858_8BIT, 0x4024, 0x05}, /* Anchor right start = 0x052A */
{OV8858_8BIT, 0x4025, 0x2A}, /* Anchor right start = 0x052A */
{OV8858_8BIT, 0x4026, 0x05}, /* Anchor right end = 0x052B */
{OV8858_8BIT, 0x4027, 0x2B}, /* Anchor right end = 0x052B */
{OV8858_8BIT, 0x4028, 0x00}, /* Top zero line start = 0 */
{OV8858_8BIT, 0x4029, 0x02}, /* Top zero line number = 2 */
{OV8858_8BIT, 0x402A, 0x04}, /* Top black line start = 4 */
{OV8858_8BIT, 0x402B, 0x04}, /* Top black line number = 8 */
{OV8858_8BIT, 0x402C, 0x02}, /* Bottom zero start line = 2 */
{OV8858_8BIT, 0x402D, 0x02}, /* Bottom zero line number = 2 */
{OV8858_8BIT, 0x402E, 0x08}, /* Bottom black line start = 8 */
{OV8858_8BIT, 0x402F, 0x02}, /* Bottom black line number = 2 */
{OV8858_8BIT, 0x4034, 0x3F}, /* Unknown */
{OV8858_8BIT, 0x403D, 0x04}, /* BLC CTRL3D */
{OV8858_8BIT, 0x4600, 0x00}, /* Unknown */
{OV8858_8BIT, 0x4601, 0xCB}, /* Unknown */
{OV8858_8BIT, 0x4837, 0x14}, /* pclk_period = 0x14 */
{OV8858_TOK_TERM, 0, 0}
};
static const struct ov8858_reg ov8858_1640x926[] = {
{OV8858_8BIT, 0x0100, 0x00}, /* software_standby */
{OV8858_8BIT, 0x3778, 0x16}, /* Unknown */
{OV8858_8BIT, 0x3800, 0x00}, /* h_crop_start high */
{OV8858_8BIT, 0x3801, 0x0C}, /* h_crop_start low */
{OV8858_8BIT, 0x3802, 0x00}, /* v_crop_start high */
{OV8858_8BIT, 0x3803, 0x0C}, /* v_crop_start low */
{OV8858_8BIT, 0x3804, 0x0C}, /* h_crop_end high */
{OV8858_8BIT, 0x3805, 0xD3}, /* h_crop_end low */
{OV8858_8BIT, 0x3806, 0x09}, /* v_crop_end high */
{OV8858_8BIT, 0x3807, 0xA3}, /* v_crop_end low */
{OV8858_8BIT, 0x3808, 0x06}, /* h_output_size high 1640 x 926 */
{OV8858_8BIT, 0x3809, 0x68}, /* h_output_size low */
{OV8858_8BIT, 0x380A, 0x03}, /* v_output_size high */
{OV8858_8BIT, 0x380B, 0x9E}, /* v_output_size low */
{OV8858_8BIT, 0x380C, 0x07}, /* horizontal timing size high */
{OV8858_8BIT, 0x380D, 0x94}, /* horizontal timing size low */
{OV8858_8BIT, 0x380E, 0x09}, /* vertical timing size high */
{OV8858_8BIT, 0x380F, 0xAA}, /* vertical timing size low */
{OV8858_8BIT, 0x3814, 0x03}, /* h_odd_inc */
{OV8858_8BIT, 0x3815, 0x01}, /* h_even_inc */
{OV8858_8BIT, 0x3820, 0x00}, /* format1 */
{OV8858_8BIT, 0x3821, 0x67}, /* format2 */
{OV8858_8BIT, 0x382A, 0x03}, /* v_odd_inc */
{OV8858_8BIT, 0x382B, 0x01}, /* v_even_inc */
{OV8858_8BIT, 0x3830, 0x08}, /* Unknown */
{OV8858_8BIT, 0x3836, 0x02}, /* Unknown */
{OV8858_8BIT, 0x3D85, 0x16}, /* OTP_REG85 */
{OV8858_8BIT, 0x3F08, 0x08}, /* PSRAM control register */
{OV8858_8BIT, 0x4000, 0xF1}, /* BLC CTRL00 = default */
{OV8858_8BIT, 0x4001, 0x10}, /* BLC CTRL01 */
{OV8858_8BIT, 0x4002, 0x27}, /* BLC offset = 0x27 */
{OV8858_8BIT, 0x4005, 0x10}, /* BLC target = 0x0010 */
{OV8858_8BIT, 0x4009, 0x81}, /* BLC CTRL09 */
{OV8858_8BIT, 0x400B, 0x0C}, /* BLC CTRL0B = default */
{OV8858_8BIT, 0x401B, 0x00}, /* Zero line R coeff. = 0x0000 */
{OV8858_8BIT, 0x401D, 0x00}, /* Zero line T coeff. = 0x0000 */
{OV8858_8BIT, 0x401F, 0x00}, /* BLC CTRL1F */
{OV8858_8BIT, 0x4020, 0x00}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4021, 0x04}, /* Anchor left start = 0x0004 */
{OV8858_8BIT, 0x4022, 0x04}, /* Anchor left end = 0x04B9 */
{OV8858_8BIT, 0x4023, 0xB9}, /* Anchor left end = 0x04B9 */
{OV8858_8BIT, 0x4024, 0x05}, /* Anchor right start = 0x052A */
{OV8858_8BIT, 0x4025, 0x2A}, /* Anchor right start = 0x052A */
{OV8858_8BIT, 0x4026, 0x05}, /* Anchor right end = 0x052B */
{OV8858_8BIT, 0x4027, 0x2B}, /* Anchor right end = 0x052B */
{OV8858_8BIT, 0x4028, 0x00}, /* Top zero line start = 0 */
{OV8858_8BIT, 0x4029, 0x02}, /* Top zero line number = 2 */
{OV8858_8BIT, 0x402A, 0x04}, /* Top black line start = 4 */
{OV8858_8BIT, 0x402B, 0x04}, /* Top black line number = 8 */
{OV8858_8BIT, 0x402C, 0x02}, /* Bottom zero start line = 2 */
{OV8858_8BIT, 0x402D, 0x02}, /* Bottom zero line number = 2 */
{OV8858_8BIT, 0x402E, 0x08}, /* Bottom black line start = 8 */
{OV8858_8BIT, 0x402F, 0x02}, /* Bottom black line number = 2 */
{OV8858_8BIT, 0x4034, 0x3F}, /* Unknown */
{OV8858_8BIT, 0x403D, 0x04}, /* BLC CTRL3D */
{OV8858_8BIT, 0x4600, 0x00}, /* Unknown */
{OV8858_8BIT, 0x4601, 0xCB}, /* Unknown */
{OV8858_8BIT, 0x4837, 0x14}, /* pclk_period = 0x14 */
{OV8858_TOK_TERM, 0, 0}
};
static struct ov8858_resolution ov8858_res_preview[] = {
{
.desc = "ov8858_1640x926_PREVIEW",
.width = 1640,
.height = 926,
.used = 0,
.regs = ov8858_1640x926,
.bin_factor_x = 0,
.bin_factor_y = 0,
.skip_frames = 0,
.fps_options = {
{
.fps = 30,
.pixels_per_line = 3880,
.lines_per_frame = 2573,
},
{
}
},
},
{
.desc = "ov8858_1640x1232_PREVIEW",
.width = 1640,
.height = 1232,
.used = 0,
.regs = ov8858_1640x1232,
.bin_factor_x = 0,
.bin_factor_y = 0,
.skip_frames = 0,
.fps_options = {
{
.fps = 30,
.pixels_per_line = 3880,
.lines_per_frame = 2573,
},
{
}
},
},
{
.desc = "ov8858_3276x1848_PREVIEW",
.width = 3276,
.height = 1848,
.used = 0,
.regs = ov8858_3276x1848,
.bin_factor_x = 0,
.bin_factor_y = 0,
.skip_frames = 0,
.fps_options = {
{
.fps = 30,
.pixels_per_line = 3880,
.lines_per_frame = 2573,
},
{
}
},
},
{
.desc = "ov8858_8M_PREVIEW",
.width = 3280,
.height = 2464,
.used = 0,
.regs = ov8858_8M,
.bin_factor_x = 0,
.bin_factor_y = 0,
.skip_frames = 0,
.fps_options = {
{
.fps = 30,
.pixels_per_line = 3880,
.lines_per_frame = 2573,
},
{
}
},
},
};
static struct ov8858_resolution ov8858_res_still[] = {
{
.desc = "ov8858_1640x1232_STILL",
.width = 1640,
.height = 1232,
.used = 0,
.regs = ov8858_1640x1232,
.bin_factor_x = 0,
.bin_factor_y = 0,
.skip_frames = 0,
.fps_options = {
{
.fps = 30,
.pixels_per_line = 3880,
.lines_per_frame = 2573,
},
{
}
},
},
{
.desc = "ov8858_1640x926_STILL",
.width = 1640,
.height = 926,
.used = 0,
.regs = ov8858_1640x926,
.bin_factor_x = 0,
.bin_factor_y = 0,
.skip_frames = 1,
.fps_options = {
{
.fps = 30,
.pixels_per_line = 3880,
.lines_per_frame = 2573,
},
{
}
},
},
{
.desc = "ov8858_3276X1848_STILL",
.width = 3276,
.height = 1848,
.used = 0,
.regs = ov8858_3276x1848,
.bin_factor_x = 0,
.bin_factor_y = 0,
.skip_frames = 1,
.fps_options = {
{
.fps = 30,
.pixels_per_line = 3880,
.lines_per_frame = 2573,
},
{
}
},
},
{
.desc = "ov8858_8M_STILL",
.width = 3280,
.height = 2464,
.used = 0,
.regs = ov8858_8M,
.bin_factor_x = 0,
.bin_factor_y = 0,
.skip_frames = 1,
.fps_options = {
{
/* Pixel clock: 149.76MHZ */
.fps = 10,
.pixels_per_line = 3880,
.lines_per_frame = 3859,
},
{
}
},
},
};
static struct ov8858_resolution ov8858_res_video[] = {
{
.desc = "ov8858_1640x926_VIDEO",
.width = 1640,
.height = 926,
.used = 0,
.regs = ov8858_1640x926,
.bin_factor_x = 0,
.bin_factor_y = 0,
.skip_frames = 1,
.fps_options = {
{
.fps = 30,
.pixels_per_line = 3880,
.lines_per_frame = 2573,
},
{
}
},
},
{
.desc = "ov8858_1640x1232_VIDEO",
.width = 1640,
.height = 1232,
.used = 0,
.regs = ov8858_1640x1232,
.bin_factor_x = 0,
.bin_factor_y = 0,
.skip_frames = 1,
.fps_options = {
{
.fps = 30,
.pixels_per_line = 3880,
.lines_per_frame = 2573,
},
{
}
},
},
{
.desc = "ov8858_1640x1096_VIDEO",
.width = 1640,
.height = 1096,
.used = 0,
.regs = ov8858_1640x1096,
.bin_factor_x = 0,
.bin_factor_y = 0,
.skip_frames = 1,
.fps_options = {
{
.fps = 30,
.pixels_per_line = 3880,
.lines_per_frame = 2573,
},
{
}
},
},
{
.desc = "ov8858_6M_VIDEO",
.width = 3280,
.height = 1852,
.used = 0,
.regs = ov8858_6M,
.bin_factor_x = 0,
.bin_factor_y = 0,
.skip_frames = 1,
.fps_options = {
{
.fps = 30,
.pixels_per_line = 3880,
.lines_per_frame = 2573,
},
{
}
},
},
{
.desc = "ov8858_8M_VIDEO",
.width = 3280,
.height = 2464,
.used = 0,
.regs = ov8858_8M,
.bin_factor_x = 0,
.bin_factor_y = 0,
.skip_frames = 1,
.fps_options = {
{
.fps = 30,
.pixels_per_line = 3880,
.lines_per_frame = 2573,
},
{
}
},
},
};
#endif /* __OV8858_H__ */
|