Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 | /*
* linux/arch/ia64/kernel/irq.c
*
* Copyright (C) 1998-2000 Hewlett-Packard Co
* Copyright (C) 1998, 1999 Stephane Eranian <eranian@hpl.hp.com>
* Copyright (C) 1999-2000 David Mosberger-Tang <davidm@hpl.hp.com>
*
* 6/10/99: Updated to bring in sync with x86 version to facilitate
* support for SMP and different interrupt controllers.
*/
#include <linux/config.h>
#include <linux/sched.h>
#include <linux/errno.h>
#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/ioport.h>
#include <linux/kernel_stat.h>
#include <linux/malloc.h>
#include <linux/ptrace.h>
#include <linux/random.h> /* for rand_initialize_irq() */
#include <linux/signal.h>
#include <linux/smp.h>
#include <linux/smp_lock.h>
#include <linux/threads.h>
#ifdef CONFIG_KDB
# include <linux/kdb.h>
#endif
#include <asm/bitops.h>
#include <asm/delay.h>
#include <asm/io.h>
#include <asm/hw_irq.h>
#include <asm/machvec.h>
#include <asm/pgtable.h>
#include <asm/system.h>
#ifdef CONFIG_ITANIUM_ASTEP_SPECIFIC
spinlock_t ivr_read_lock;
#endif
/*
* Legacy IRQ to IA-64 vector translation table. Any vector not in
* this table maps to itself (ie: irq 0x30 => IA64 vector 0x30)
*/
__u8 isa_irq_to_vector_map[IA64_MIN_VECTORED_IRQ] = {
/* 8259 IRQ translation, first 16 entries */
0x60, 0x50, 0x0f, 0x51, 0x52, 0x53, 0x43, 0x54,
0x55, 0x56, 0x57, 0x58, 0x59, 0x5a, 0x40, 0x41
};
#ifdef CONFIG_ITANIUM_ASTEP_SPECIFIC
int usbfix;
static int __init
usbfix_option (char *str)
{
printk("irq: enabling USB workaround\n");
usbfix = 1;
return 1;
}
__setup("usbfix", usbfix_option);
#endif /* CONFIG_ITANIUM_ASTEP_SPECIFIC */
/*
* That's where the IVT branches when we get an external
* interrupt. This branches to the correct hardware IRQ handler via
* function ptr.
*/
void
ia64_handle_irq (unsigned long vector, struct pt_regs *regs)
{
unsigned long bsp, sp, saved_tpr;
#ifdef CONFIG_ITANIUM_ASTEP_SPECIFIC
# ifndef CONFIG_SMP
static unsigned int max_prio = 0;
# endif
unsigned int prev_prio;
unsigned long eoi_ptr;
# ifdef CONFIG_USB
extern void reenable_usb (void);
extern void disable_usb (void);
if (usbfix)
disable_usb();
# endif
/*
* Stop IPIs by getting the ivr_read_lock
*/
spin_lock(&ivr_read_lock);
/*
* Disable PCI writes
*/
outl(0x80ff81c0, 0xcf8);
outl(0x73002188, 0xcfc);
eoi_ptr = inl(0xcfc);
vector = ia64_get_ivr();
/*
* Enable PCI writes
*/
outl(0x73182188, 0xcfc);
spin_unlock(&ivr_read_lock);
# ifdef CONFIG_USB
if (usbfix)
reenable_usb();
# endif
# ifndef CONFIG_SMP
prev_prio = max_prio;
if (vector < max_prio) {
printk ("ia64_handle_irq: got vector %lu while %u was in progress!\n",
vector, max_prio);
} else
max_prio = vector;
# endif /* !CONFIG_SMP */
#endif /* CONFIG_ITANIUM_ASTEP_SPECIFIC */
/*
* Always set TPR to limit maximum interrupt nesting depth to
* 16 (without this, it would be ~240, which could easily lead
* to kernel stack overflows.
*/
saved_tpr = ia64_get_tpr();
ia64_srlz_d();
ia64_set_tpr(vector);
ia64_srlz_d();
asm ("mov %0=ar.bsp" : "=r"(bsp));
asm ("mov %0=sp" : "=r"(sp));
if ((sp - bsp) < 1024) {
static long last_time;
static unsigned char count;
if (count > 5 && jiffies - last_time > 5*HZ)
count = 0;
if (++count < 5) {
last_time = jiffies;
printk("ia64_handle_irq: DANGER: less than 1KB of free stack space!!\n"
"(bsp=0x%lx, sp=%lx)\n", bsp, sp);
}
#ifdef CONFIG_KDB
kdb(KDB_REASON_PANIC, 0, regs);
#endif
}
/*
* The interrupt is now said to be in service
*/
if (vector >= NR_IRQS) {
printk("handle_irq: invalid vector %lu\n", vector);
goto out;
}
do_IRQ(vector, regs);
out:
#ifdef CONFIG_ITANIUM_ASTEP_SPECIFIC
{
long pEOI;
asm ("mov %0=0;; (p1) mov %0=1" : "=r"(pEOI));
if (!pEOI) {
printk("Yikes: ia64_handle_irq() without pEOI!!\n");
asm volatile ("cmp.eq p1,p0=r0,r0" : "=r"(pEOI));
# ifdef CONFIG_KDB
kdb(KDB_REASON_PANIC, 0, regs);
# endif
}
}
local_irq_disable();
# ifndef CONFIG_SMP
if (max_prio == vector)
max_prio = prev_prio;
# endif /* !CONFIG_SMP */
#endif /* CONFIG_ITANIUM_ASTEP_SPECIFIC */
ia64_srlz_d();
ia64_set_tpr(saved_tpr);
ia64_srlz_d();
}
#ifdef CONFIG_SMP
void __init
init_IRQ_SMP (void)
{
if (request_irq(IPI_IRQ, handle_IPI, 0, "IPI", NULL))
panic("Could not allocate IPI Interrupt Handler!");
}
#endif
void __init
init_IRQ (void)
{
/*
* Disable all local interrupts
*/
ia64_set_itv(0, 1);
ia64_set_lrr0(0, 1);
ia64_set_lrr1(0, 1);
irq_desc[TIMER_IRQ].handler = &irq_type_ia64_internal;
#ifdef CONFIG_SMP
/*
* Configure the IPI vector and handler
*/
irq_desc[IPI_IRQ].handler = &irq_type_ia64_internal;
init_IRQ_SMP();
#endif
ia64_set_pmv(1 << 16);
ia64_set_cmcv(CMC_IRQ); /* XXX fix me */
platform_irq_init();
/* clear TPR to enable all interrupt classes: */
ia64_set_tpr(0);
}
/* TBD:
* Certain IA64 platforms can have inter-processor interrupt support.
* This interface is supposed to default to the IA64 IPI block-based
* mechanism if the platform doesn't provide a separate mechanism
* for IPIs.
* Choices : (1) Extend hw_interrupt_type interfaces
* (2) Use machine vector mechanism
* For now defining the following interface as a place holder.
*/
void
ipi_send (int cpu, int vector, int delivery_mode)
{
}
|