Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 | /*
* Device driver for the via-cuda on Apple Powermacs.
*
* The VIA (versatile interface adapter) interfaces to the CUDA,
* a 6805 microprocessor core which controls the ADB (Apple Desktop
* Bus) which connects to the keyboard and mouse. The CUDA also
* controls system power and the RTC (real time clock) chip.
*
* This file also contains routines to support access to ADB
* devices via the /dev/adb interface.
*
* Copyright (C) 1996 Paul Mackerras.
*/
#include <stdarg.h>
#include <linux/types.h>
#include <linux/errno.h>
#include <linux/kernel.h>
#include <linux/delay.h>
#include <linux/sched.h>
#include <asm/prom.h>
#include <asm/cuda.h>
#include <asm/io.h>
#include <asm/system.h>
static volatile unsigned char *via;
/* VIA registers - spaced 0x200 bytes apart */
#define RS 0x200 /* skip between registers */
#define B 0 /* B-side data */
#define A RS /* A-side data */
#define DIRB (2*RS) /* B-side direction (1=output) */
#define DIRA (3*RS) /* A-side direction (1=output) */
#define T1CL (4*RS) /* Timer 1 ctr/latch (low 8 bits) */
#define T1CH (5*RS) /* Timer 1 counter (high 8 bits) */
#define T1LL (6*RS) /* Timer 1 latch (low 8 bits) */
#define T1LH (7*RS) /* Timer 1 latch (high 8 bits) */
#define T2CL (8*RS) /* Timer 2 ctr/latch (low 8 bits) */
#define T2CH (9*RS) /* Timer 2 counter (high 8 bits) */
#define SR (10*RS) /* Shift register */
#define ACR (11*RS) /* Auxiliary control register */
#define PCR (12*RS) /* Peripheral control register */
#define IFR (13*RS) /* Interrupt flag register */
#define IER (14*RS) /* Interrupt enable register */
#define ANH (15*RS) /* A-side data, no handshake */
/* Bits in B data register: all active low */
#define TREQ 0x08 /* Transfer request (input) */
#define TACK 0x10 /* Transfer acknowledge (output) */
#define TIP 0x20 /* Transfer in progress (output) */
/* Bits in ACR */
#define SR_CTRL 0x1c /* Shift register control bits */
#define SR_EXT 0x0c /* Shift on external clock */
#define SR_OUT 0x10 /* Shift out if 1 */
/* Bits in IFR and IER */
#define IER_SET 0x80 /* set bits in IER */
#define IER_CLR 0 /* clear bits in IER */
#define SR_INT 0x04 /* Shift register full/empty */
static struct adb_handler {
void (*handler)(unsigned char *, int, struct pt_regs *);
} adb_handler[16];
static enum cuda_state {
idle,
sent_first_byte,
sending,
reading,
read_done,
awaiting_reply
} cuda_state;
static struct cuda_request *current_req;
static struct cuda_request *last_req;
static unsigned char cuda_rbuf[16];
static unsigned char *reply_ptr;
static int reading_reply;
static int data_index;
static int init_via(void);
static void cuda_start(void);
static void via_interrupt(int irq, void *arg, struct pt_regs *regs);
static void cuda_input(unsigned char *buf, int nb, struct pt_regs *regs);
void
via_cuda_init()
{
struct device_node *vias;
vias = find_devices("via-cuda");
if (vias == 0) {
printk(KERN_WARNING "Warning: no via-cuda\n");
vias = find_devices("via-pmu");
if (vias == 0)
return;
printk(KERN_WARNING "Found via-pmu, using it as via-cuda\n");
}
if (vias->next != 0)
printk("Warning: only using 1st via-cuda\n");
#if 0
{ int i;
printk("via_cuda_init: node = %p, addrs =", vias->node);
for (i = 0; i < vias->n_addrs; ++i)
printk(" %x(%x)", vias->addrs[i].address, vias->addrs[i].size);
printk(", intrs =");
for (i = 0; i < vias->n_intrs; ++i)
printk(" %x", vias->intrs[i]);
printk("\n"); }
#endif
if (vias->n_addrs != 1 || vias->n_intrs != 1)
panic("via-cuda: expecting 1 address and 1 interrupt");
via = (volatile unsigned char *) vias->addrs->address;
if (!init_via())
panic("init_via failed");
cuda_state = idle;
if (request_irq(vias->intrs[0], via_interrupt, 0, "VIA", (void *)0))
panic("VIA: can't get irq %d\n", vias->intrs[0]);
/* Clear and enable interrupts */
via[IFR] = 0x7f; eieio(); /* clear interrupts by writing 1s */
via[IER] = IER_SET|SR_INT; eieio(); /* enable interrupt from SR */
}
#define WAIT_FOR(cond, what) \
do { \
for (x = 1000; !(cond); --x) { \
if (x == 0) { \
printk("Timeout waiting for " what); \
return 0; \
} \
udelay(100); \
} \
} while (0)
static int
init_via()
{
int x;
via[DIRB] = (via[DIRB] | TACK | TIP) & ~TREQ; /* TACK & TIP out */
via[B] |= TACK | TIP; /* negate them */
via[ACR] = (via[ACR] & ~SR_CTRL) | SR_EXT; /* SR data in */
eieio();
x = via[SR]; eieio(); /* clear any left-over data */
via[IER] = 0x7f; eieio(); /* disable interrupts from VIA */
eieio();
/* delay 4ms and then clear any pending interrupt */
udelay(4000);
x = via[SR]; eieio();
/* sync with the CUDA - assert TACK without TIP */
via[B] &= ~TACK; eieio();
/* wait for the CUDA to assert TREQ in response */
WAIT_FOR((via[B] & TREQ) == 0, "CUDA response to sync");
/* wait for the interrupt and then clear it */
WAIT_FOR(via[IFR] & SR_INT, "CUDA response to sync (2)");
x = via[SR]; eieio();
/* finish the sync by negating TACK */
via[B] |= TACK; eieio();
/* wait for the CUDA to negate TREQ and the corresponding interrupt */
WAIT_FOR(via[B] & TREQ, "CUDA response to sync (3)");
WAIT_FOR(via[IFR] & SR_INT, "CUDA response to sync (4)");
x = via[SR]; eieio();
via[B] |= TIP; eieio(); /* should be unnecessary */
return 1;
}
/* Construct and send a cuda request */
int
cuda_request(struct cuda_request *req, void (*done)(struct cuda_request *),
int nbytes, ...)
{
va_list list;
int i;
req->nbytes = nbytes;
req->done = done;
va_start(list, nbytes);
for (i = 0; i < nbytes; ++i)
req->data[i] = va_arg(list, int);
va_end(list);
req->reply_expected = 1;
return cuda_send_request(req);
}
int
cuda_send_request(struct cuda_request *req)
{
unsigned long flags;
req->next = 0;
req->sent = 0;
req->got_reply = 0;
req->reply_len = 0;
save_flags(flags); cli();
if (current_req != 0) {
last_req->next = req;
last_req = req;
} else {
current_req = req;
last_req = req;
if (cuda_state == idle)
cuda_start();
}
restore_flags(flags);
return 0;
}
static void
cuda_start()
{
unsigned long flags;
struct cuda_request *req;
/* assert cuda_state == idle */
/* get the packet to send */
req = current_req;
if (req == 0)
return;
save_flags(flags); cli();
if ((via[B] & TREQ) == 0) {
restore_flags(flags);
return; /* a byte is coming in from the CUDA */
}
/* set the shift register to shift out and send a byte */
via[ACR] |= SR_OUT; eieio();
via[SR] = req->data[0]; eieio();
via[B] &= ~TIP;
cuda_state = sent_first_byte;
restore_flags(flags);
}
void
cuda_poll()
{
int ie;
ie = _disable_interrupts();
if (via[IFR] & SR_INT)
via_interrupt(0, 0, 0);
_enable_interrupts(ie);
}
static void
via_interrupt(int irq, void *arg, struct pt_regs *regs)
{
int x, status;
struct cuda_request *req;
if ((via[IFR] & SR_INT) == 0)
return;
status = (~via[B] & (TIP|TREQ)) | (via[ACR] & SR_OUT); eieio();
/* printk("via_interrupt: state=%d status=%x\n", cuda_state, status); */
switch (cuda_state) {
case idle:
/* CUDA has sent us the first byte of data - unsolicited */
if (status != TREQ)
printk("cuda: state=idle, status=%x\n", status);
x = via[SR]; eieio();
via[B] &= ~TIP; eieio();
cuda_state = reading;
reply_ptr = cuda_rbuf;
reading_reply = 0;
break;
case awaiting_reply:
/* CUDA has sent us the first byte of data of a reply */
if (status != TREQ)
printk("cuda: state=awaiting_reply, status=%x\n", status);
x = via[SR]; eieio();
via[B] &= ~TIP; eieio();
cuda_state = reading;
reply_ptr = current_req->reply;
reading_reply = 1;
break;
case sent_first_byte:
if (status == TREQ + TIP + SR_OUT) {
/* collision */
via[ACR] &= ~SR_OUT; eieio();
x = via[SR]; eieio();
via[B] |= TIP | TACK; eieio();
cuda_state = idle;
} else {
/* assert status == TIP + SR_OUT */
if (status != TIP + SR_OUT)
printk("cuda: state=sent_first_byte status=%x\n", status);
via[SR] = current_req->data[1]; eieio();
via[B] ^= TACK; eieio();
data_index = 2;
cuda_state = sending;
}
break;
case sending:
req = current_req;
if (data_index >= req->nbytes) {
via[ACR] &= ~SR_OUT; eieio();
x = via[SR]; eieio();
via[B] |= TACK | TIP; eieio();
req->sent = 1;
if (req->reply_expected) {
cuda_state = awaiting_reply;
} else {
current_req = req->next;
if (req->done)
(*req->done)(req);
/* not sure about this */
cuda_state = idle;
cuda_start();
}
} else {
via[SR] = req->data[data_index++]; eieio();
via[B] ^= TACK; eieio();
}
break;
case reading:
*reply_ptr++ = via[SR]; eieio();
if (status == TIP) {
/* that's all folks */
via[B] |= TACK | TIP; eieio();
cuda_state = read_done;
} else {
/* assert status == TIP | TREQ */
if (status != TIP + TREQ)
printk("cuda: state=reading status=%x\n", status);
via[B] ^= TACK; eieio();
}
break;
case read_done:
x = via[SR]; eieio();
if (reading_reply) {
req = current_req;
req->reply_len = reply_ptr - req->reply;
req->got_reply = 1;
current_req = req->next;
if (req->done)
(*req->done)(req);
} else {
cuda_input(cuda_rbuf, reply_ptr - cuda_rbuf, regs);
}
if (status == TREQ) {
via[B] &= ~TIP; eieio();
cuda_state = reading;
reply_ptr = cuda_rbuf;
reading_reply = 0;
} else {
cuda_state = idle;
cuda_start();
}
break;
default:
printk("via_interrupt: unknown cuda_state %d?\n", cuda_state);
}
}
static void
cuda_input(unsigned char *buf, int nb, struct pt_regs *regs)
{
int i, id;
static int dump_cuda_input = 0;
switch (buf[0]) {
case ADB_PACKET:
id = buf[2] >> 4;
if (dump_cuda_input) {
printk(KERN_INFO "adb packet: ");
for (i = 0; i < nb; ++i)
printk(" %x", buf[i]);
printk(", id = %d\n", id);
}
if (adb_handler[id].handler != 0) {
(*adb_handler[id].handler)(buf, nb, regs);
}
break;
default:
printk("data from cuda (%d bytes):", nb);
for (i = 0; i < nb; ++i)
printk(" %.2x", buf[i]);
printk("\n");
}
}
/* Ultimately this should return the number of devices with
the given default id. */
int
adb_register(int default_id,
void (*handler)(unsigned char *, int, struct pt_regs *))
{
if (adb_handler[default_id].handler != 0)
panic("Two handlers for ADB device %d\n", default_id);
adb_handler[default_id].handler = handler;
return 1;
}
|