Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 | /*
* Copyright (c) 2007-2008 Atheros Communications Inc.
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#include "../80211core/cprecomp.h"
#include "hpani.h"
#include "hpusb.h"
extern u16_t zfDelayWriteInternalReg(zdev_t* dev, u32_t addr, u32_t val);
extern u16_t zfFlushDelayWrite(zdev_t* dev);
/*
* Anti noise immunity support. We track phy errors and react
* to excessive errors by adjusting the noise immunity parameters.
*/
/******************************************************************************
*
* New Ani Algorithm for Station side only
*
*****************************************************************************/
#define ZM_HAL_NOISE_IMMUNE_MAX 4 /* Max noise immunity level */
#define ZM_HAL_SPUR_IMMUNE_MAX 7 /* Max spur immunity level */
#define ZM_HAL_FIRST_STEP_MAX 2 /* Max first step level */
#define ZM_HAL_ANI_OFDM_TRIG_HIGH 500
#define ZM_HAL_ANI_OFDM_TRIG_LOW 200
#define ZM_HAL_ANI_CCK_TRIG_HIGH 200
#define ZM_HAL_ANI_CCK_TRIG_LOW 100
#define ZM_HAL_ANI_NOISE_IMMUNE_LVL 4
#define ZM_HAL_ANI_USE_OFDM_WEAK_SIG TRUE
#define ZM_HAL_ANI_CCK_WEAK_SIG_THR FALSE
#define ZM_HAL_ANI_SPUR_IMMUNE_LVL 7
#define ZM_HAL_ANI_FIRSTEP_LVL 0
#define ZM_HAL_ANI_RSSI_THR_HIGH 40
#define ZM_HAL_ANI_RSSI_THR_LOW 7
#define ZM_HAL_ANI_PERIOD 100
#define ZM_HAL_EP_RND(x, mul) \
((((x)%(mul)) >= ((mul)/2)) ? ((x) + ((mul) - 1)) / (mul) : (x)/(mul))
s32_t BEACON_RSSI(zdev_t* dev)
{
s32_t rssi;
struct zsHpPriv *HpPriv;
zmw_get_wlan_dev(dev);
HpPriv = (struct zsHpPriv*)wd->hpPrivate;
rssi = ZM_HAL_EP_RND(HpPriv->stats.ast_nodestats.ns_avgbrssi, ZM_HAL_RSSI_EP_MULTIPLIER);
return rssi;
}
/*
* Setup ANI handling. Sets all thresholds and levels to default level AND
* resets the channel statistics
*/
void zfHpAniAttach(zdev_t* dev)
{
#define N(a) (sizeof(a) / sizeof(a[0]))
u32_t i;
struct zsHpPriv *HpPriv;
const int totalSizeDesired[] = { -55, -55, -55, -55, -62 };
const int coarseHigh[] = { -14, -14, -14, -14, -12 };
const int coarseLow[] = { -64, -64, -64, -64, -70 };
const int firpwr[] = { -78, -78, -78, -78, -80 };
zmw_get_wlan_dev(dev);
HpPriv = (struct zsHpPriv*)wd->hpPrivate;
for (i = 0; i < 5; i++)
{
HpPriv->totalSizeDesired[i] = totalSizeDesired[i];
HpPriv->coarseHigh[i] = coarseHigh[i];
HpPriv->coarseLow[i] = coarseLow[i];
HpPriv->firpwr[i] = firpwr[i];
}
/* owl has phy counters */
HpPriv->hasHwPhyCounters = 1;
memset((char *)&HpPriv->ani, 0, sizeof(HpPriv->ani));
for (i = 0; i < N(wd->regulationTable.allowChannel); i++)
{
/* New ANI stuff */
HpPriv->ani[i].ofdmTrigHigh = ZM_HAL_ANI_OFDM_TRIG_HIGH;
HpPriv->ani[i].ofdmTrigLow = ZM_HAL_ANI_OFDM_TRIG_LOW;
HpPriv->ani[i].cckTrigHigh = ZM_HAL_ANI_CCK_TRIG_HIGH;
HpPriv->ani[i].cckTrigLow = ZM_HAL_ANI_CCK_TRIG_LOW;
HpPriv->ani[i].rssiThrHigh = ZM_HAL_ANI_RSSI_THR_HIGH;
HpPriv->ani[i].rssiThrLow = ZM_HAL_ANI_RSSI_THR_LOW;
HpPriv->ani[i].ofdmWeakSigDetectOff = !ZM_HAL_ANI_USE_OFDM_WEAK_SIG;
HpPriv->ani[i].cckWeakSigThreshold = ZM_HAL_ANI_CCK_WEAK_SIG_THR;
HpPriv->ani[i].spurImmunityLevel = ZM_HAL_ANI_SPUR_IMMUNE_LVL;
HpPriv->ani[i].firstepLevel = ZM_HAL_ANI_FIRSTEP_LVL;
if (HpPriv->hasHwPhyCounters)
{
HpPriv->ani[i].ofdmPhyErrBase = 0;//AR_PHY_COUNTMAX - ZM_HAL_ANI_OFDM_TRIG_HIGH;
HpPriv->ani[i].cckPhyErrBase = 0;//AR_PHY_COUNTMAX - ZM_HAL_ANI_CCK_TRIG_HIGH;
}
}
if (HpPriv->hasHwPhyCounters)
{
//zm_debug_msg2("Setting OfdmErrBase = 0x", HpPriv->ani[0].ofdmPhyErrBase);
//zm_debug_msg2("Setting cckErrBase = 0x", HpPriv->ani[0].cckPhyErrBase);
//OS_REG_WRITE(ah, AR_PHY_ERR_1, HpPriv->ani[0].ofdmPhyErrBase);
//OS_REG_WRITE(ah, AR_PHY_ERR_2, HpPriv->ani[0].cckPhyErrBase);
}
HpPriv->aniPeriod = ZM_HAL_ANI_PERIOD;
//if (ath_hal_enableANI)
HpPriv->procPhyErr |= ZM_HAL_PROCESS_ANI;
HpPriv->stats.ast_nodestats.ns_avgbrssi = ZM_RSSI_DUMMY_MARKER;
HpPriv->stats.ast_nodestats.ns_avgrssi = ZM_RSSI_DUMMY_MARKER;
HpPriv->stats.ast_nodestats.ns_avgtxrssi = ZM_RSSI_DUMMY_MARKER;
#undef N
}
/*
* Control Adaptive Noise Immunity Parameters
*/
u8_t zfHpAniControl(zdev_t* dev, ZM_HAL_ANI_CMD cmd, int param)
{
#define N(a) (sizeof(a)/sizeof(a[0]))
typedef s32_t TABLE[];
struct zsHpPriv *HpPriv;
struct zsAniState *aniState;
zmw_get_wlan_dev(dev);
HpPriv = (struct zsHpPriv*)wd->hpPrivate;
aniState = HpPriv->curani;
switch (cmd)
{
case ZM_HAL_ANI_NOISE_IMMUNITY_LEVEL:
{
u32_t level = param;
if (level >= N(HpPriv->totalSizeDesired))
{
zm_debug_msg1("level out of range, desired level : ", level);
zm_debug_msg1("max level : ", N(HpPriv->totalSizeDesired));
return FALSE;
}
zfDelayWriteInternalReg(dev, AR_PHY_DESIRED_SZ,
(HpPriv->regPHYDesiredSZ & ~AR_PHY_DESIRED_SZ_TOT_DES)
| ((HpPriv->totalSizeDesired[level] << AR_PHY_DESIRED_SZ_TOT_DES_S)
& AR_PHY_DESIRED_SZ_TOT_DES));
zfDelayWriteInternalReg(dev, AR_PHY_AGC_CTL1,
(HpPriv->regPHYAgcCtl1 & ~AR_PHY_AGC_CTL1_COARSE_LOW)
| ((HpPriv->coarseLow[level] << AR_PHY_AGC_CTL1_COARSE_LOW_S)
& AR_PHY_AGC_CTL1_COARSE_LOW));
zfDelayWriteInternalReg(dev, AR_PHY_AGC_CTL1,
(HpPriv->regPHYAgcCtl1 & ~AR_PHY_AGC_CTL1_COARSE_HIGH)
| ((HpPriv->coarseHigh[level] << AR_PHY_AGC_CTL1_COARSE_HIGH_S)
& AR_PHY_AGC_CTL1_COARSE_HIGH));
zfDelayWriteInternalReg(dev, AR_PHY_FIND_SIG,
(HpPriv->regPHYFindSig & ~AR_PHY_FIND_SIG_FIRPWR)
| ((HpPriv->firpwr[level] << AR_PHY_FIND_SIG_FIRPWR_S)
& AR_PHY_FIND_SIG_FIRPWR));
zfFlushDelayWrite(dev);
if (level > aniState->noiseImmunityLevel)
HpPriv->stats.ast_ani_niup++;
else if (level < aniState->noiseImmunityLevel)
HpPriv->stats.ast_ani_nidown++;
aniState->noiseImmunityLevel = (u8_t)level;
break;
}
case ZM_HAL_ANI_OFDM_WEAK_SIGNAL_DETECTION:
{
const TABLE m1ThreshLow = { 127, 50 };
const TABLE m2ThreshLow = { 127, 40 };
const TABLE m1Thresh = { 127, 0x4d };
const TABLE m2Thresh = { 127, 0x40 };
const TABLE m2CountThr = { 31, 16 };
const TABLE m2CountThrLow = { 63, 48 };
u32_t on = param ? 1 : 0;
zfDelayWriteInternalReg(dev, AR_PHY_SFCORR_LOW,
(HpPriv->regPHYSfcorrLow & ~AR_PHY_SFCORR_LOW_M1_THRESH_LOW)
| ((m1ThreshLow[on] << AR_PHY_SFCORR_LOW_M1_THRESH_LOW_S)
& AR_PHY_SFCORR_LOW_M1_THRESH_LOW));
zfDelayWriteInternalReg(dev, AR_PHY_SFCORR_LOW,
(HpPriv->regPHYSfcorrLow & ~AR_PHY_SFCORR_LOW_M2_THRESH_LOW)
| ((m2ThreshLow[on] << AR_PHY_SFCORR_LOW_M2_THRESH_LOW_S)
& AR_PHY_SFCORR_LOW_M2_THRESH_LOW));
zfDelayWriteInternalReg(dev, AR_PHY_SFCORR,
(HpPriv->regPHYSfcorr & ~AR_PHY_SFCORR_M1_THRESH)
| ((m1Thresh[on] << AR_PHY_SFCORR_M1_THRESH_S)
& AR_PHY_SFCORR_M1_THRESH));
zfDelayWriteInternalReg(dev, AR_PHY_SFCORR,
(HpPriv->regPHYSfcorr & ~AR_PHY_SFCORR_M2_THRESH)
| ((m2Thresh[on] << AR_PHY_SFCORR_M2_THRESH_S)
& AR_PHY_SFCORR_M2_THRESH));
zfDelayWriteInternalReg(dev, AR_PHY_SFCORR,
(HpPriv->regPHYSfcorr & ~AR_PHY_SFCORR_M2COUNT_THR)
| ((m2CountThr[on] << AR_PHY_SFCORR_M2COUNT_THR_S)
& AR_PHY_SFCORR_M2COUNT_THR));
zfDelayWriteInternalReg(dev, AR_PHY_SFCORR_LOW,
(HpPriv->regPHYSfcorrLow & ~AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW)
| ((m2CountThrLow[on] << AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW_S)
& AR_PHY_SFCORR_LOW_M2COUNT_THR_LOW));
if (on)
{
zfDelayWriteInternalReg(dev, AR_PHY_SFCORR_LOW,
HpPriv->regPHYSfcorrLow | AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW);
}
else
{
zfDelayWriteInternalReg(dev, AR_PHY_SFCORR_LOW,
HpPriv->regPHYSfcorrLow & ~AR_PHY_SFCORR_LOW_USE_SELF_CORR_LOW);
}
zfFlushDelayWrite(dev);
if (!on != aniState->ofdmWeakSigDetectOff)
{
if (on)
HpPriv->stats.ast_ani_ofdmon++;
else
HpPriv->stats.ast_ani_ofdmoff++;
aniState->ofdmWeakSigDetectOff = !on;
}
break;
}
case ZM_HAL_ANI_CCK_WEAK_SIGNAL_THR:
{
const TABLE weakSigThrCck = { 8, 6 };
u32_t high = param ? 1 : 0;
zfDelayWriteInternalReg(dev, AR_PHY_CCK_DETECT,
(HpPriv->regPHYCckDetect & ~AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK)
| ((weakSigThrCck[high] << AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK_S)
& AR_PHY_CCK_DETECT_WEAK_SIG_THR_CCK));
zfFlushDelayWrite(dev);
if (high != aniState->cckWeakSigThreshold)
{
if (high)
HpPriv->stats.ast_ani_cckhigh++;
else
HpPriv->stats.ast_ani_ccklow++;
aniState->cckWeakSigThreshold = (u8_t)high;
}
break;
}
case ZM_HAL_ANI_FIRSTEP_LEVEL:
{
const TABLE firstep = { 0, 4, 8 };
u32_t level = param;
if (level >= N(firstep))
{
zm_debug_msg1("level out of range, desired level : ", level);
zm_debug_msg1("max level : ", N(firstep));
return FALSE;
}
zfDelayWriteInternalReg(dev, AR_PHY_FIND_SIG,
(HpPriv->regPHYFindSig & ~AR_PHY_FIND_SIG_FIRSTEP)
| ((firstep[level] << AR_PHY_FIND_SIG_FIRSTEP_S)
& AR_PHY_FIND_SIG_FIRSTEP));
zfFlushDelayWrite(dev);
if (level > aniState->firstepLevel)
HpPriv->stats.ast_ani_stepup++;
else if (level < aniState->firstepLevel)
HpPriv->stats.ast_ani_stepdown++;
aniState->firstepLevel = (u8_t)level;
break;
}
case ZM_HAL_ANI_SPUR_IMMUNITY_LEVEL:
{
const TABLE cycpwrThr1 = { 2, 4, 6, 8, 10, 12, 14, 16 };
u32_t level = param;
if (level >= N(cycpwrThr1))
{
zm_debug_msg1("level out of range, desired level : ", level);
zm_debug_msg1("max level : ", N(cycpwrThr1));
return FALSE;
}
zfDelayWriteInternalReg(dev, AR_PHY_TIMING5,
(HpPriv->regPHYTiming5 & ~AR_PHY_TIMING5_CYCPWR_THR1)
| ((cycpwrThr1[level] << AR_PHY_TIMING5_CYCPWR_THR1_S)
& AR_PHY_TIMING5_CYCPWR_THR1));
zfFlushDelayWrite(dev);
if (level > aniState->spurImmunityLevel)
HpPriv->stats.ast_ani_spurup++;
else if (level < aniState->spurImmunityLevel)
HpPriv->stats.ast_ani_spurdown++;
aniState->spurImmunityLevel = (u8_t)level;
break;
}
case ZM_HAL_ANI_PRESENT:
break;
#ifdef AH_PRIVATE_DIAG
case ZM_HAL_ANI_MODE:
if (param == 0)
{
HpPriv->procPhyErr &= ~ZM_HAL_PROCESS_ANI;
/* Turn off HW counters if we have them */
zfHpAniDetach(dev);
//zfHpSetRxFilter(dev, zfHpGetRxFilter(dev) &~ HAL_RX_FILTER_PHYERR);
}
else
{ /* normal/auto mode */
HpPriv->procPhyErr |= ZM_HAL_PROCESS_ANI;
if (HpPriv->hasHwPhyCounters)
{
//zfHpSetRxFilter(dev, zfHpGetRxFilter(dev) &~ HAL_RX_FILTER_PHYERR);
}
else
{
//zfHpSetRxFilter(dev, zfHpGetRxFilter(dev) | HAL_RX_FILTER_PHYERR);
}
}
break;
case ZM_HAL_ANI_PHYERR_RESET:
HpPriv->stats.ast_ani_ofdmerrs = 0;
HpPriv->stats.ast_ani_cckerrs = 0;
break;
#endif /* AH_PRIVATE_DIAG */
default:
zm_debug_msg1("invalid cmd ", cmd);
return FALSE;
}
return TRUE;
#undef N
}
void zfHpAniRestart(zdev_t* dev)
{
struct zsAniState *aniState;
struct zsHpPriv *HpPriv;
zmw_get_wlan_dev(dev);
HpPriv = (struct zsHpPriv*)wd->hpPrivate;
aniState = HpPriv->curani;
aniState->listenTime = 0;
if (HpPriv->hasHwPhyCounters)
{
//if (aniState->ofdmTrigHigh > AR_PHY_COUNTMAX)
//{
// aniState->ofdmPhyErrBase = 0;
// zm_debug_msg0("OFDM Trigger is too high for hw counters");
//}
//else
// aniState->ofdmPhyErrBase = AR_PHY_COUNTMAX - aniState->ofdmTrigHigh;
//if (aniState->cckTrigHigh > AR_PHY_COUNTMAX)
//{
// aniState->cckPhyErrBase = 0;
// zm_debug_msg0("CCK Trigger is too high for hw counters");
//}
//else
// aniState->cckPhyErrBase = AR_PHY_COUNTMAX - aniState->cckTrigHigh;
//zm_debug_msg2("Writing ofdmbase = 0x", aniState->ofdmPhyErrBase);
//zm_debug_msg2("Writing cckbase = 0x", aniState->cckPhyErrBase);
//OS_REG_WRITE(ah, AR_PHY_ERR_1, aniState->ofdmPhyErrBase);
//OS_REG_WRITE(ah, AR_PHY_ERR_2, aniState->cckPhyErrBase);
//OS_REG_WRITE(ah, AR_PHY_ERR_MASK_1, AR_PHY_ERR_OFDM_TIMING);
//OS_REG_WRITE(ah, AR_PHY_ERR_MASK_2, AR_PHY_ERR_CCK_TIMING);
aniState->ofdmPhyErrBase = 0;
aniState->cckPhyErrBase = 0;
}
aniState->ofdmPhyErrCount = 0;
aniState->cckPhyErrCount = 0;
}
void zfHpAniOfdmErrTrigger(zdev_t* dev)
{
struct zsAniState *aniState;
s32_t rssi;
struct zsHpPriv *HpPriv;
zmw_get_wlan_dev(dev);
HpPriv = (struct zsHpPriv*)wd->hpPrivate;
//HALASSERT(chan != NULL);
if ((HpPriv->procPhyErr & ZM_HAL_PROCESS_ANI) == 0)
return;
aniState = HpPriv->curani;
/* First, raise noise immunity level, up to max */
if (aniState->noiseImmunityLevel < ZM_HAL_NOISE_IMMUNE_MAX)
{
zfHpAniControl(dev, ZM_HAL_ANI_NOISE_IMMUNITY_LEVEL, aniState->noiseImmunityLevel + 1);
return;
}
/* then, raise spur immunity level, up to max */
if (aniState->spurImmunityLevel < ZM_HAL_SPUR_IMMUNE_MAX)
{
zfHpAniControl(dev, ZM_HAL_ANI_SPUR_IMMUNITY_LEVEL, aniState->spurImmunityLevel + 1);
return;
}
rssi = BEACON_RSSI(dev);
if (rssi > aniState->rssiThrHigh)
{
/*
* Beacon rssi is high, can turn off ofdm weak sig detect.
*/
if (!aniState->ofdmWeakSigDetectOff)
{
zfHpAniControl(dev, ZM_HAL_ANI_OFDM_WEAK_SIGNAL_DETECTION, FALSE);
zfHpAniControl(dev, ZM_HAL_ANI_SPUR_IMMUNITY_LEVEL, 0);
return;
}
/*
* If weak sig detect is already off, as last resort, raise
* first step level
*/
if (aniState->firstepLevel < ZM_HAL_FIRST_STEP_MAX)
{
zfHpAniControl(dev, ZM_HAL_ANI_FIRSTEP_LEVEL, aniState->firstepLevel + 1);
return;
}
}
else if (rssi > aniState->rssiThrLow)
{
/*
* Beacon rssi in mid range, need ofdm weak signal detect,
* but we can raise firststepLevel
*/
if (aniState->ofdmWeakSigDetectOff)
zfHpAniControl(dev, ZM_HAL_ANI_OFDM_WEAK_SIGNAL_DETECTION, TRUE);
if (aniState->firstepLevel < ZM_HAL_FIRST_STEP_MAX)
zfHpAniControl(dev, ZM_HAL_ANI_FIRSTEP_LEVEL, aniState->firstepLevel + 1);
return;
}
else
{
/*
* Beacon rssi is low, if in 11b/g mode, turn off ofdm
* weak sign detction and zero firstepLevel to maximize
* CCK sensitivity
*/
if (wd->frequency < 3000)
{
if (!aniState->ofdmWeakSigDetectOff)
zfHpAniControl(dev, ZM_HAL_ANI_OFDM_WEAK_SIGNAL_DETECTION, FALSE);
if (aniState->firstepLevel > 0)
zfHpAniControl(dev, ZM_HAL_ANI_FIRSTEP_LEVEL, 0);
return;
}
}
}
void zfHpAniCckErrTrigger(zdev_t* dev)
{
struct zsAniState *aniState;
s32_t rssi;
struct zsHpPriv *HpPriv;
zmw_get_wlan_dev(dev);
HpPriv = (struct zsHpPriv*)wd->hpPrivate;
//HALASSERT(chan != NULL);
if ((HpPriv->procPhyErr & ZM_HAL_PROCESS_ANI) == 0)
return;
/* first, raise noise immunity level, up to max */
aniState = HpPriv->curani;
if (aniState->noiseImmunityLevel < ZM_HAL_NOISE_IMMUNE_MAX)
{
zfHpAniControl(dev, ZM_HAL_ANI_NOISE_IMMUNITY_LEVEL,
aniState->noiseImmunityLevel + 1);
return;
}
rssi = BEACON_RSSI(dev);
if (rssi > aniState->rssiThrLow)
{
/*
* Beacon signal in mid and high range, raise firsteplevel.
*/
if (aniState->firstepLevel < ZM_HAL_FIRST_STEP_MAX)
zfHpAniControl(dev, ZM_HAL_ANI_FIRSTEP_LEVEL, aniState->firstepLevel + 1);
}
else
{
/*
* Beacon rssi is low, zero firstepLevel to maximize
* CCK sensitivity.
*/
if (wd->frequency < 3000)
{
if (aniState->firstepLevel > 0)
zfHpAniControl(dev, ZM_HAL_ANI_FIRSTEP_LEVEL, 0);
}
}
}
void zfHpAniLowerImmunity(zdev_t* dev)
{
struct zsAniState *aniState;
s32_t rssi;
struct zsHpPriv *HpPriv;
zmw_get_wlan_dev(dev);
HpPriv = (struct zsHpPriv*)wd->hpPrivate;
aniState = HpPriv->curani;
rssi = BEACON_RSSI(dev);
if (rssi > aniState->rssiThrHigh)
{
/*
* Beacon signal is high, leave ofdm weak signal detection off
* or it may oscillate. Let it fall through.
*/
}
else if (rssi > aniState->rssiThrLow)
{
/*
* Beacon rssi in mid range, turn on ofdm weak signal
* detection or lower first step level.
*/
if (aniState->ofdmWeakSigDetectOff)
{
zfHpAniControl(dev, ZM_HAL_ANI_OFDM_WEAK_SIGNAL_DETECTION, TRUE);
return;
}
if (aniState->firstepLevel > 0)
{
zfHpAniControl(dev, ZM_HAL_ANI_FIRSTEP_LEVEL, aniState->firstepLevel - 1);
return;
}
}
else
{
/*
* Beacon rssi is low, reduce first step level.
*/
if (aniState->firstepLevel > 0)
{
zfHpAniControl(dev, ZM_HAL_ANI_FIRSTEP_LEVEL, aniState->firstepLevel - 1);
return;
}
}
/* then lower spur immunity level, down to zero */
if (aniState->spurImmunityLevel > 0)
{
zfHpAniControl(dev, ZM_HAL_ANI_SPUR_IMMUNITY_LEVEL, aniState->spurImmunityLevel - 1);
return;
}
/*
* if all else fails, lower noise immunity level down to a min value
* zero for now
*/
if (aniState->noiseImmunityLevel > 0)
{
zfHpAniControl(dev, ZM_HAL_ANI_NOISE_IMMUNITY_LEVEL, aniState->noiseImmunityLevel - 1);
return;
}
}
#define CLOCK_RATE 44000 /* XXX use mac_usec or similar */
/* convert HW counter values to ms using 11g clock rate, goo9d enough
for 11a and Turbo */
/*
* Return an approximation of the time spent ``listening'' by
* deducting the cycles spent tx'ing and rx'ing from the total
* cycle count since our last call. A return value <0 indicates
* an invalid/inconsistent time.
*/
s32_t zfHpAniGetListenTime(zdev_t* dev)
{
struct zsAniState *aniState;
u32_t txFrameCount, rxFrameCount, cycleCount;
s32_t listenTime;
struct zsHpPriv *HpPriv;
zmw_get_wlan_dev(dev);
HpPriv = (struct zsHpPriv*)wd->hpPrivate;
txFrameCount = 0;//OS_REG_READ(ah, AR_TFCNT);
rxFrameCount = 0;//OS_REG_READ(ah, AR_RFCNT);
cycleCount = 0;//OS_REG_READ(ah, AR_CCCNT);
aniState = HpPriv->curani;
if (aniState->cycleCount == 0 || aniState->cycleCount > cycleCount)
{
/*
* Cycle counter wrap (or initial call); it's not possible
* to accurately calculate a value because the registers
* right shift rather than wrap--so punt and return 0.
*/
listenTime = 0;
HpPriv->stats.ast_ani_lzero++;
}
else
{
s32_t ccdelta = cycleCount - aniState->cycleCount;
s32_t rfdelta = rxFrameCount - aniState->rxFrameCount;
s32_t tfdelta = txFrameCount - aniState->txFrameCount;
listenTime = (ccdelta - rfdelta - tfdelta) / CLOCK_RATE;
}
aniState->cycleCount = cycleCount;
aniState->txFrameCount = txFrameCount;
aniState->rxFrameCount = rxFrameCount;
return listenTime;
}
/*
* Do periodic processing. This routine is called from the
* driver's rx interrupt handler after processing frames.
*/
void zfHpAniArPoll(zdev_t* dev, u32_t listenTime, u32_t phyCnt1, u32_t phyCnt2)
{
struct zsAniState *aniState;
//s32_t listenTime;
struct zsHpPriv *HpPriv;
zmw_get_wlan_dev(dev);
HpPriv = (struct zsHpPriv*)wd->hpPrivate;
/*
* Since we're called from end of rx tasklet, we also check for
* AR processing now
*/
aniState = HpPriv->curani;
//HpPriv->stats.ast_nodestats = *stats; /* XXX optimize? */
//listenTime = zfHpAniGetListenTime(dev);
//if (listenTime < 0)
//{
// HpPriv->stats.ast_ani_lneg++;
// /* restart ANI period if listenTime is invalid */
// zfHpAniRestart(dev);
// return;
//}
/* XXX beware of overflow? */
aniState->listenTime += listenTime;
if (HpPriv->hasHwPhyCounters)
{
//u32_t phyCnt1, phyCnt2;
u32_t ofdmPhyErrCnt, cckPhyErrCnt;
/* NB: these are not reset-on-read */
//phyCnt1 = 0;//OS_REG_READ(ah, AR_PHY_ERR_1);
//phyCnt2 = 0;//OS_REG_READ(ah, AR_PHY_ERR_2);
/* XXX sometimes zero, why? */
//if (phyCnt1 < aniState->ofdmPhyErrBase ||
// phyCnt2 < aniState->cckPhyErrBase)
//{
// if (phyCnt1 < aniState->ofdmPhyErrBase)
// {
// zm_debug_msg2("phyCnt1 = 0x", phyCnt1);
// zm_debug_msg2("resetting counter value to 0x", aniState->ofdmPhyErrBase);
// //OS_REG_WRITE(ah, AR_PHY_ERR_1, aniState->ofdmPhyErrBase);
// //OS_REG_WRITE(ah, AR_PHY_ERR_MASK_1, AR_PHY_ERR_OFDM_TIMING);
// }
// if (phyCnt2 < aniState->cckPhyErrBase)
// {
// zm_debug_msg2("phyCnt2 = 0x", phyCnt2);
// zm_debug_msg2("resetting counter value to 0x", aniState->cckPhyErrBase);
// //OS_REG_WRITE(ah, AR_PHY_ERR_2, aniState->cckPhyErrBase);
// //OS_REG_WRITE(ah, AR_PHY_ERR_MASK_2, AR_PHY_ERR_CCK_TIMING);
// }
// return; /* XXX */
//}
/* NB: only use ast_ani_*errs with AH_PRIVATE_DIAG */
//ofdmPhyErrCnt = phyCnt1 - aniState->ofdmPhyErrBase;
//HpPriv->stats.ast_ani_ofdmerrs += ofdmPhyErrCnt - aniState->ofdmPhyErrCount;
//aniState->ofdmPhyErrCount = ofdmPhyErrCnt;
ofdmPhyErrCnt = phyCnt1;
HpPriv->stats.ast_ani_ofdmerrs += ofdmPhyErrCnt;
aniState->ofdmPhyErrCount += ofdmPhyErrCnt;
//cckPhyErrCnt = phyCnt2 - aniState->cckPhyErrBase;
//HpPriv->stats.ast_ani_cckerrs += cckPhyErrCnt - aniState->cckPhyErrCount;
//aniState->cckPhyErrCount = cckPhyErrCnt;
cckPhyErrCnt = phyCnt2;
HpPriv->stats.ast_ani_cckerrs += cckPhyErrCnt;
aniState->cckPhyErrCount += cckPhyErrCnt;
}
/*
* If ani is not enabled, return after we've collected
* statistics
*/
if ((HpPriv->procPhyErr & ZM_HAL_PROCESS_ANI) == 0)
return;
if (aniState->listenTime > 5 * HpPriv->aniPeriod)
{
/*
* Check to see if need to lower immunity if
* 5 aniPeriods have passed
*/
if (aniState->ofdmPhyErrCount <= aniState->listenTime *
aniState->ofdmTrigLow/1000 &&
aniState->cckPhyErrCount <= aniState->listenTime *
aniState->cckTrigLow/1000)
zfHpAniLowerImmunity(dev);
zfHpAniRestart(dev);
}
else if (aniState->listenTime > HpPriv->aniPeriod)
{
/* check to see if need to raise immunity */
if (aniState->ofdmPhyErrCount > aniState->listenTime *
aniState->ofdmTrigHigh / 1000)
{
zfHpAniOfdmErrTrigger(dev);
zfHpAniRestart(dev);
}
else if (aniState->cckPhyErrCount > aniState->listenTime *
aniState->cckTrigHigh / 1000)
{
zfHpAniCckErrTrigger(dev);
zfHpAniRestart(dev);
}
}
}
|